mirror of https://github.com/n64decomp/mk64.git
Replace mk_Vtx_Flag type with GBI provided Vtx (#160)
There's no reason to have our own special type when it exactly matches a GBI type. This required updating some inc.c data as the old mk_Vtx_Flag type had the 'flag' member in the incorrect location. Signed-off-by: Taggerung <tyler.taggerung@gmail.com>
This commit is contained in:
Tyler McGavran
GitHub
parent
aa47c86fe5
commit
5badb9e49c
|
|
@ -1,67 +0,0 @@
|
|||
glabel func_800959F8
|
||||
/* 0965F8 800959F8 3C028019 */ lui $v0, %hi(gTextColor) # $v0, 0x8019
|
||||
/* 0965FC 800959FC 8042E860 */ lb $v0, %lo(gTextColor)($v0)
|
||||
/* 096600 80095A00 3C190200 */ lui $t9, %hi(D_02007BB8) # $t9, 0x200
|
||||
/* 096604 80095A04 3C0F800E */ lui $t7, %hi(gGlobalTimer) # $t7, 0x800e
|
||||
/* 096608 80095A08 28410004 */ slti $at, $v0, 4
|
||||
/* 09660C 80095A0C 10200003 */ beqz $at, .L80095A1C
|
||||
/* 096610 80095A10 27397BB8 */ addiu $t9, %lo(D_02007BB8) # addiu $t9, $t9, 0x7bb8
|
||||
/* 096614 80095A14 1000000A */ b .L80095A40
|
||||
/* 096618 80095A18 00401825 */ move $v1, $v0
|
||||
.L80095A1C:
|
||||
/* 09661C 80095A1C 8DEFC54C */ lw $t7, %lo(gGlobalTimer)($t7)
|
||||
/* 096620 80095A20 00027040 */ sll $t6, $v0, 1
|
||||
/* 096624 80095A24 05E10004 */ bgez $t7, .L80095A38
|
||||
/* 096628 80095A28 31F80001 */ andi $t8, $t7, 1
|
||||
/* 09662C 80095A2C 13000002 */ beqz $t8, .L80095A38
|
||||
/* 096630 80095A30 00000000 */ nop
|
||||
/* 096634 80095A34 2718FFFE */ addiu $t8, $t8, -2
|
||||
.L80095A38:
|
||||
/* 096638 80095A38 01D81821 */ addu $v1, $t6, $t8
|
||||
/* 09663C 80095A3C 2463FFFC */ addiu $v1, $v1, -4
|
||||
.L80095A40:
|
||||
/* 096640 80095A40 14B9000C */ bne $a1, $t9, .L80095A74
|
||||
/* 096644 80095A44 3C0B0200 */ lui $t3, 0x200
|
||||
/* 096648 80095A48 00801025 */ move $v0, $a0
|
||||
/* 09664C 80095A4C 3C080600 */ lui $t0, 0x600
|
||||
/* 096650 80095A50 00034880 */ sll $t1, $v1, 2
|
||||
/* 096654 80095A54 3C0A800F */ lui $t2, %hi(D_800E84CC) # 0x800f
|
||||
/* 096658 80095A58 01495021 */ addu $t2, $t2, $t1
|
||||
/* 09665C 80095A5C AC480000 */ sw $t0, ($v0)
|
||||
/* 096660 80095A60 8D4A84CC */ lw $t2, %lo(D_800E84CC)($t2) # -0x7b34($t2)
|
||||
/* 096664 80095A64 24840008 */ addiu $a0, $a0, 8
|
||||
/* 096668 80095A68 AC4A0004 */ sw $t2, 0x4($v0)
|
||||
/* 09666C 80095A6C 03E00008 */ jr $ra
|
||||
/* 096670 80095A70 00801025 */ move $v0, $a0
|
||||
|
||||
.L80095A74:
|
||||
/* 096674 80095A74 256B7CD8 */ addiu $t3, $t3, 0x7cd8
|
||||
/* 096678 80095A78 14AB000C */ bne $a1, $t3, .L80095AAC
|
||||
/* 09667C 80095A7C 3C0E0200 */ lui $t6, 0x200
|
||||
/* 096680 80095A80 00801025 */ move $v0, $a0
|
||||
/* 096684 80095A84 3C0C0600 */ lui $t4, 0x600
|
||||
/* 096688 80095A88 00036880 */ sll $t5, $v1, 2
|
||||
/* 09668C 80095A8C 3C0F800F */ lui $t7, %hi(D_800E84EC) # 0x800f
|
||||
/* 096690 80095A90 01ED7821 */ addu $t7, $t7, $t5
|
||||
/* 096694 80095A94 AC4C0000 */ sw $t4, ($v0)
|
||||
/* 096698 80095A98 8DEF84EC */ lw $t7, %lo(D_800E84EC)($t7) # -0x7b14($t7)
|
||||
/* 09669C 80095A9C 24840008 */ addiu $a0, $a0, 8
|
||||
/* 0966A0 80095AA0 AC4F0004 */ sw $t7, 4($v0)
|
||||
/* 0966A4 80095AA4 03E00008 */ jr $ra
|
||||
/* 0966A8 80095AA8 00801025 */ move $v0, $a0
|
||||
|
||||
.L80095AAC:
|
||||
/* 0966AC 80095AAC 25CE7DF8 */ addiu $t6, $t6, 0x7df8
|
||||
/* 0966B0 80095AB0 14AE0009 */ bne $a1, $t6, .L80095AD8
|
||||
/* 0966B4 80095AB4 00801025 */ move $v0, $a0
|
||||
/* 0966B8 80095AB8 3C180600 */ lui $t8, 0x600
|
||||
/* 0966BC 80095ABC 0003C880 */ sll $t9, $v1, 2
|
||||
/* 0966C0 80095AC0 3C08800F */ lui $t0, %hi(D_800E850C) # 0x800f
|
||||
/* 0966C4 80095AC4 01194021 */ addu $t0, $t0, $t9
|
||||
/* 0966C8 80095AC8 AC580000 */ sw $t8, ($v0)
|
||||
/* 0966CC 80095ACC 8D08850C */ lw $t0, %lo(D_800E850C)($t0) # -0x7af4($t0)
|
||||
/* 0966D0 80095AD0 24840008 */ addiu $a0, $a0, 8
|
||||
/* 0966D4 80095AD4 AC480004 */ sw $t0, 4($v0)
|
||||
.L80095AD8:
|
||||
/* 0966D8 80095AD8 03E00008 */ jr $ra
|
||||
/* 0966DC 80095ADC 00801025 */ move $v0, $a0
|
||||
|
|
@ -190,6 +190,8 @@ typedef struct {
|
|||
/* 0x46 */ s16 unk_046;
|
||||
} UnkPlayerStruct258; // size = 0x48
|
||||
|
||||
// This struct is almost identical to the GBI Vtx_t type,
|
||||
// except that its missing the "flag" member.
|
||||
typedef struct {
|
||||
s16 ob[3]; /* x, y, z */
|
||||
s16 tc[2]; /* texture coord */
|
||||
|
|
@ -197,14 +199,6 @@ typedef struct {
|
|||
|
||||
} mk64_Vtx;
|
||||
|
||||
typedef struct {
|
||||
s16 ob[3]; /* x, y, z */
|
||||
s16 tc[2]; /* texture coord */
|
||||
s8 flag[2]; /* unk flag */
|
||||
u8 ca[4]; /* color & alpha */
|
||||
|
||||
} mk_Vtx_Flag;
|
||||
|
||||
/*
|
||||
This struct has been copied (with only minor modifications) from
|
||||
https://github.com/micro500/mariokart64/wiki/Surface-Map
|
||||
|
|
@ -222,7 +216,7 @@ typedef struct {
|
|||
/* 0x02 */ u16 surfaceType;
|
||||
/* 0x04 */ s16 vtx3[3]; //X, Y, Z of poly's third vertex
|
||||
/* 0x0A */ s16 vtx2[3]; //X, Y, Z of poly's second vertex
|
||||
/* 0x10 */ mk_Vtx_Flag *vtxs[3]; //pointer to the 3 vertices of this poly
|
||||
/* 0x10 */ Vtx *vtxs[3]; //pointer to the 3 vertices of this poly
|
||||
//unsure why this exists along with a copy of two of the vertices.
|
||||
//both are involved in hit detection.
|
||||
/* 0x1C */ f32 height;
|
||||
|
|
|
|||
|
|
@ -541,12 +541,20 @@ GLOBAL_ASM("asm/non_matchings/code_80091750/func_80092258.s")
|
|||
|
||||
#ifdef MIPS_TO_C
|
||||
//generated by mips_to_c commit 06ada559d7a32fdab49fa2d619cdfa027615bcda
|
||||
static mk_Vtx_Flag *D_800E84C0[3] = { D_02007BB8, D_02007CD8, D_02007DF8 }; /* const */
|
||||
static ? D_800E84CC; /* unable to generate initializer; const */
|
||||
static Vtx *D_800E84C0[3] = { D_02007BB8, D_02007CD8, D_02007DF8 }; /* const */
|
||||
Gfx *D_800E84CC[8] = {
|
||||
D_02007838,
|
||||
D_02007858,
|
||||
D_02007878,
|
||||
D_02007898,
|
||||
D_020078B8,
|
||||
D_020078D8,
|
||||
D_020078F8,
|
||||
D_02007918,
|
||||
}; /* const */
|
||||
|
||||
void func_80092290(s32 arg0, s32 *arg1, s32 *arg2, s32 arg3) {
|
||||
mk_Vtx_Flag **temp_s0;
|
||||
mk_Vtx_Flag *temp_v0;
|
||||
Vtx **temp_s0;
|
||||
s32 temp_a0;
|
||||
s32 temp_a1;
|
||||
s32 temp_s4;
|
||||
|
|
@ -557,9 +565,10 @@ void func_80092290(s32 arg0, s32 *arg1, s32 *arg2, s32 arg3) {
|
|||
s32 temp_t8_2;
|
||||
s32 temp_t9;
|
||||
void *temp_a2;
|
||||
void *temp_v0;
|
||||
void *temp_v1;
|
||||
void *temp_v1_2;
|
||||
mk_Vtx_Flag **phi_s0;
|
||||
Vtx **phi_s0;
|
||||
|
||||
if ((arg0 >= 4) && (arg0 < 6)) {
|
||||
temp_t8 = *arg2 + 0x10;
|
||||
|
|
@ -592,7 +601,7 @@ void func_80092290(s32 arg0, s32 *arg1, s32 *arg2, s32 arg3) {
|
|||
temp_a2->unk1E = (s8) temp_t7;
|
||||
temp_a2->unk1F = (s8) temp_t8_2;
|
||||
phi_s0 = temp_s0;
|
||||
} while (temp_s0 != &D_800E84CC);
|
||||
} while (temp_s0 != D_800E84CC);
|
||||
}
|
||||
}
|
||||
#else
|
||||
|
|
@ -1940,71 +1949,23 @@ void func_800959CC(s32 arg4) {
|
|||
GLOBAL_ASM("asm/non_matchings/code_80091750/func_800959CC.s")
|
||||
#endif
|
||||
|
||||
#ifdef MIPS_TO_C
|
||||
//generated by mips_to_c commit 06ada559d7a32fdab49fa2d619cdfa027615bcda
|
||||
Gfx *D_800E84CC[8] = {
|
||||
D_02007838,
|
||||
D_02007858,
|
||||
D_02007878,
|
||||
D_02007898,
|
||||
D_020078B8,
|
||||
D_020078D8,
|
||||
D_020078F8,
|
||||
D_02007918,
|
||||
}; /* const */
|
||||
Gfx *D_800E84EC[8] = {
|
||||
D_02007938,
|
||||
D_02007958,
|
||||
D_02007978,
|
||||
D_02007998,
|
||||
D_020079B8,
|
||||
D_020079D8,
|
||||
D_020079F8,
|
||||
D_02007A18,
|
||||
}; /* const */
|
||||
Gfx *D_800E850C[8] = {
|
||||
D_02007A38,
|
||||
D_02007A58,
|
||||
D_02007A78,
|
||||
D_02007A98,
|
||||
D_02007AB8,
|
||||
D_02007AD8,
|
||||
D_02007AF8,
|
||||
D_02007B18,
|
||||
}; /* const */
|
||||
Gfx *func_800959F8(Gfx *displayListHead, Vtx *arg1) {
|
||||
s32 index;
|
||||
|
||||
Gfx *func_800959F8(Gfx *arg0, mk_Vtx_Flag *arg1) {
|
||||
s8 temp_v0;
|
||||
s8 phi_v1;
|
||||
Gfx *phi_a0;
|
||||
|
||||
temp_v0 = gTextColor;
|
||||
phi_a0 = arg0;
|
||||
if ((s32) temp_v0 < 4) {
|
||||
phi_v1 = temp_v0;
|
||||
if ((s32) gTextColor < TEXT_BLUE_GREEN_RED_CYCLE_1) {
|
||||
index = gTextColor;
|
||||
} else {
|
||||
phi_v1 = ((temp_v0 * 2) + ((s32) gGlobalTimer % 2)) - 4;
|
||||
index = ((gTextColor * 2) + ((s32) gGlobalTimer % 2)) - 4;
|
||||
}
|
||||
if (arg1 == D_02007BB8) {
|
||||
arg0->words.w0 = 0x06000000;
|
||||
arg0->words.w1 = (u32) D_800E84CC[phi_v1];
|
||||
return arg0 + 8;
|
||||
gSPDisplayList(displayListHead++, D_800E84CC[index]);
|
||||
} else if (arg1 == D_02007CD8) {
|
||||
gSPDisplayList(displayListHead++, D_800E84EC[index]);
|
||||
} else if (arg1 == D_02007DF8) {
|
||||
gSPDisplayList(displayListHead++, D_800E850C[index]);
|
||||
}
|
||||
if (arg1 == 0x02007CD8) {
|
||||
arg0->words.w0 = 0x06000000;
|
||||
arg0->words.w1 = (u32) D_800E84EC[phi_v1];
|
||||
return arg0 + 8;
|
||||
}
|
||||
if (arg1 == 0x02007DF8) {
|
||||
arg0->words.w0 = 0x06000000;
|
||||
arg0->words.w1 = (u32) D_800E850C[phi_v1];
|
||||
phi_a0 = arg0 + 8;
|
||||
}
|
||||
return phi_a0;
|
||||
return displayListHead;
|
||||
}
|
||||
#else
|
||||
GLOBAL_ASM("asm/non_matchings/code_80091750/func_800959F8.s")
|
||||
#endif
|
||||
|
||||
#ifdef MIPS_TO_C
|
||||
//generated by mips_to_c commit 06ada559d7a32fdab49fa2d619cdfa027615bcda
|
||||
|
|
@ -2072,7 +2033,7 @@ Gfx *func_80095BD0(Gfx *arg0, s32 arg1, s32 arg2, s32 arg3, u32 arg4, s32 arg5,
|
|||
s16 temp_v0;
|
||||
s32 temp_a3;
|
||||
s32 temp_v0_2;
|
||||
mk_Vtx_Flag *phi_a1;
|
||||
Vtx *phi_a1;
|
||||
|
||||
temp_v0 = D_80164AF0;
|
||||
if ((s32) temp_v0 < 0x2F7) {
|
||||
|
|
|
|||
|
|
@ -91,6 +91,7 @@ void func_80094A64(Mtx*);
|
|||
void func_80094C60();
|
||||
void func_80095574();
|
||||
Gfx *func_800959A0(Gfx*, s32, s32, s32, s32);
|
||||
Gfx *func_800959F8(Gfx*, Vtx*);
|
||||
Gfx *func_80098C18(Gfx*, s32, s32, s32, s32, s32, s32, s32, s32);
|
||||
Gfx *draw_box(Gfx*, s32, s32, s32, s32, s32, s32, s32, s32);
|
||||
Gfx *func_80098FC8(Gfx*, s32, s32, s32, s32);
|
||||
|
|
@ -182,6 +183,10 @@ void func_80057CE4();
|
|||
|
||||
extern Gfx D_06009410[];
|
||||
|
||||
extern Gfx *D_800E84CC[];
|
||||
extern Gfx *D_800E84EC[];
|
||||
extern Gfx *D_800E850C[];
|
||||
|
||||
extern s16 gGlyphDisplayWidth[]; // D_800EF690
|
||||
extern RGBA16 D_800E74A8[5];
|
||||
extern RGBA16 D_800E74D0[3];
|
||||
|
|
|
|||
|
|
@ -1,6 +1,8 @@
|
|||
#ifndef DATA_SEGMENT2_H
|
||||
#define DATA_SEGMENT2_H
|
||||
|
||||
#include <PR/gbi.h>
|
||||
|
||||
extern s32 D_02007B38[];
|
||||
|
||||
extern Gfx D_02007650[];
|
||||
|
|
@ -49,32 +51,32 @@ extern Gfx D_02008058[];
|
|||
extern Gfx D_060093F8[];
|
||||
extern Gfx D_0D006940[];
|
||||
|
||||
extern mk_Vtx_Flag D_02007BB8[];
|
||||
extern mk_Vtx_Flag D_02007BD8[];
|
||||
extern mk_Vtx_Flag D_02007BF8[];
|
||||
extern mk_Vtx_Flag D_02007C18[];
|
||||
extern mk_Vtx_Flag D_02007C38[];
|
||||
extern mk_Vtx_Flag D_02007C58[];
|
||||
extern mk_Vtx_Flag D_02007C78[];
|
||||
extern mk_Vtx_Flag D_02007C98[];
|
||||
extern mk_Vtx_Flag D_02007CB8[];
|
||||
extern mk_Vtx_Flag D_02007CD8[];
|
||||
extern mk_Vtx_Flag D_02007CF8[];
|
||||
extern mk_Vtx_Flag D_02007D18[];
|
||||
extern mk_Vtx_Flag D_02007D38[];
|
||||
extern mk_Vtx_Flag D_02007D58[];
|
||||
extern mk_Vtx_Flag D_02007D78[];
|
||||
extern mk_Vtx_Flag D_02007D98[];
|
||||
extern mk_Vtx_Flag D_02007DB8[];
|
||||
extern mk_Vtx_Flag D_02007DD8[];
|
||||
extern mk_Vtx_Flag D_02007DF8[];
|
||||
extern mk_Vtx_Flag D_02007E18[];
|
||||
extern mk_Vtx_Flag D_02007E38[];
|
||||
extern mk_Vtx_Flag D_02007E58[];
|
||||
extern mk_Vtx_Flag D_02007E78[];
|
||||
extern mk_Vtx_Flag D_02007E98[];
|
||||
extern mk_Vtx_Flag D_02007EB8[];
|
||||
extern mk_Vtx_Flag D_02007ED8[];
|
||||
extern mk_Vtx_Flag D_02007EF8[];
|
||||
extern Vtx D_02007BB8[];
|
||||
extern Vtx D_02007BD8[];
|
||||
extern Vtx D_02007BF8[];
|
||||
extern Vtx D_02007C18[];
|
||||
extern Vtx D_02007C38[];
|
||||
extern Vtx D_02007C58[];
|
||||
extern Vtx D_02007C78[];
|
||||
extern Vtx D_02007C98[];
|
||||
extern Vtx D_02007CB8[];
|
||||
extern Vtx D_02007CD8[];
|
||||
extern Vtx D_02007CF8[];
|
||||
extern Vtx D_02007D18[];
|
||||
extern Vtx D_02007D38[];
|
||||
extern Vtx D_02007D58[];
|
||||
extern Vtx D_02007D78[];
|
||||
extern Vtx D_02007D98[];
|
||||
extern Vtx D_02007DB8[];
|
||||
extern Vtx D_02007DD8[];
|
||||
extern Vtx D_02007DF8[];
|
||||
extern Vtx D_02007E18[];
|
||||
extern Vtx D_02007E38[];
|
||||
extern Vtx D_02007E58[];
|
||||
extern Vtx D_02007E78[];
|
||||
extern Vtx D_02007E98[];
|
||||
extern Vtx D_02007EB8[];
|
||||
extern Vtx D_02007ED8[];
|
||||
extern Vtx D_02007EF8[];
|
||||
|
||||
#endif
|
||||
|
|
|
|||
|
|
@ -292,139 +292,139 @@ UNUSED s32 D_02007B38[] = {
|
|||
|
||||
// Todo: Place all theces vertices in a single array
|
||||
// Access the correct vertex using sym[value]
|
||||
mk_Vtx_Flag D_02007BB8[] = {
|
||||
{{0, 65520, 0}, {0, 0}, {0, 0}, {0xff, 0xff, 0xff, 0xff}},
|
||||
{{26, 65520, 0}, {0, 1600}, {0, 0}, {0xff, 0xff, 0xff, 0xff}},
|
||||
Vtx D_02007BB8[] = {
|
||||
{{{ 0, 65520, 0}, 0, { 0, 0}, {0xff, 0xff, 0xff, 0xff}}},
|
||||
{{{26, 65520, 0}, 0, {1600, 0}, {0xff, 0xff, 0xff, 0xff}}},
|
||||
};
|
||||
|
||||
mk_Vtx_Flag D_02007BD8[] = {
|
||||
{{26, 0, 0}, {0, 1600}, {3, 192}, {0x00, 0x00, 0xff, 0xff}},
|
||||
{{0, 0, 0}, {0, 0}, {3, 192}, {0x00, 0x00, 0xff, 0xff}},
|
||||
Vtx D_02007BD8[] = {
|
||||
{{{26, 0, 0}, 0, {1600, 960}, {0x00, 0x00, 0xff, 0xff}}},
|
||||
{{{ 0, 0, 0}, 0, { 0, 960}, {0x00, 0x00, 0xff, 0xff}}},
|
||||
};
|
||||
|
||||
mk_Vtx_Flag D_02007BF8[] = {
|
||||
{{26, 0, 0}, {0, 1600}, {3, 192}, {0x00, 0xff, 0x00, 0xff}},
|
||||
{{0, 0, 0}, {0, 0}, {3, 192}, {0x00, 0xff, 0x00, 0xff}},
|
||||
Vtx D_02007BF8[] = {
|
||||
{{{26, 0, 0}, 0, {1600, 960}, {0x00, 0xff, 0x00, 0xff}}},
|
||||
{{{ 0, 0, 0}, 0, { 0, 960}, {0x00, 0xff, 0x00, 0xff}}},
|
||||
};
|
||||
|
||||
mk_Vtx_Flag D_02007C18[] = {
|
||||
{{26, 0, 0}, {0, 1600}, {3, 192}, {0xff, 0x00, 0x00, 0xff}},
|
||||
{{0, 0, 0}, {0, 0}, {3, 192}, {0xff, 0x00, 0x00, 0xff}},
|
||||
Vtx D_02007C18[] = {
|
||||
{{{26, 0, 0}, 0, {1600, 960}, {0xff, 0x00, 0x00, 0xff}}},
|
||||
{{{ 0, 0, 0}, 0, { 0, 960}, {0xff, 0x00, 0x00, 0xff}}},
|
||||
};
|
||||
|
||||
mk_Vtx_Flag D_02007C38[] = {
|
||||
{{26, 0, 0}, {0, 1600}, {3, 192}, {0xff, 0xff, 0x00, 0xff}},
|
||||
{{0, 0, 0}, {0, 0}, {3, 192}, {0xff, 0xff, 0x00, 0xff}},
|
||||
Vtx D_02007C38[] = {
|
||||
{{{26, 0, 0}, 0, {1600, 960}, {0xff, 0xff, 0x00, 0xff}}},
|
||||
{{{ 0, 0, 0}, 0, { 0, 960}, {0xff, 0xff, 0x00, 0xff}}},
|
||||
};
|
||||
|
||||
mk_Vtx_Flag D_02007C58[] = {
|
||||
{{26, 0, 0}, {0, 1600}, {3, 192}, {0xff, 0x00, 0x00, 0xff}},
|
||||
{{0, 0, 0}, {0, 0}, {3, 192}, {0xff, 0x00, 0x00, 0xff}},
|
||||
Vtx D_02007C58[] = {
|
||||
{{{26, 0, 0}, 0, {1600, 960}, {0xff, 0x00, 0x00, 0xff}}},
|
||||
{{{ 0, 0, 0}, 0, { 0, 960}, {0xff, 0x00, 0x00, 0xff}}},
|
||||
};
|
||||
|
||||
mk_Vtx_Flag D_02007C78[] = {
|
||||
{{26, 0, 0}, {0, 1600}, {3, 192}, {0xff, 0x00, 0x00, 0xff}},
|
||||
{{0, 0, 0}, {0, 0}, {3, 192}, {0xff, 0x00, 0x00, 0xff}},
|
||||
Vtx D_02007C78[] = {
|
||||
{{{26, 0, 0}, 0, {1600, 960}, {0xff, 0x00, 0x00, 0xff}}},
|
||||
{{{ 0, 0, 0}, 0, { 0, 960}, {0xff, 0x00, 0x00, 0xff}}},
|
||||
};
|
||||
|
||||
mk_Vtx_Flag D_02007C98[] = {
|
||||
{{26, 0, 0}, {0, 1600}, {3, 192}, {0xff, 0x00, 0x00, 0xff}},
|
||||
{{0, 0, 0}, {0, 0}, {3, 192}, {0xff, 0x00, 0x00, 0xff}},
|
||||
Vtx D_02007C98[] = {
|
||||
{{{26, 0, 0}, 0, {1600, 960}, {0xff, 0x00, 0x00, 0xff}}},
|
||||
{{{ 0, 0, 0}, 0, { 0, 960}, {0xff, 0x00, 0x00, 0xff}}},
|
||||
};
|
||||
|
||||
mk_Vtx_Flag D_02007CB8[] = {
|
||||
{{26, 0, 0}, {0, 1600}, {3, 192}, {0xff, 0x00, 0x00, 0xff}},
|
||||
{{0, 0, 0}, {0, 0}, {3, 192}, {0xff, 0x00, 0x00, 0xff}},
|
||||
Vtx D_02007CB8[] = {
|
||||
{{{26, 0, 0}, 0, {1600, 960}, {0xff, 0x00, 0x00, 0xff}}},
|
||||
{{{ 0, 0, 0}, 0, { 0, 960}, {0xff, 0x00, 0x00, 0xff}}},
|
||||
};
|
||||
|
||||
mk_Vtx_Flag D_02007CD8[] = {
|
||||
{{0, 65520, 0}, {0, 0}, {0, 0}, {0xff, 0xff, 0xff, 0xff}},
|
||||
{{16, 65520, 0}, {0, 960}, {0, 0}, {0xff, 0xff, 0xff, 0xff}},
|
||||
Vtx D_02007CD8[] = {
|
||||
{{{ 0, 65520, 0}, 0, { 0, 0}, {0xff, 0xff, 0xff, 0xff}}},
|
||||
{{{16, 65520, 0}, 0, {960, 0}, {0xff, 0xff, 0xff, 0xff}}},
|
||||
};
|
||||
|
||||
mk_Vtx_Flag D_02007CF8[] = {
|
||||
{{16, 0, 0}, {0, 960}, {3, 192}, {0x00, 0x00, 0xff, 0xff}},
|
||||
{{0, 0, 0}, {0, 0}, {3, 192}, {0x00, 0x00, 0xff, 0xff}},
|
||||
Vtx D_02007CF8[] = {
|
||||
{{{16, 0, 0}, 0, {960, 960}, {0x00, 0x00, 0xff, 0xff}}},
|
||||
{{{ 0, 0, 0}, 0, { 0, 960}, {0x00, 0x00, 0xff, 0xff}}},
|
||||
};
|
||||
|
||||
mk_Vtx_Flag D_02007D18[] = {
|
||||
{{16, 0, 0}, {0, 960}, {3, 192}, {0x00, 0xff, 0x00, 0xff}},
|
||||
{{0, 0, 0}, {0, 0}, {3, 192}, {0x00, 0xff, 0x00, 0xff}},
|
||||
Vtx D_02007D18[] = {
|
||||
{{{16, 0, 0}, 0, {960, 960}, {0x00, 0xff, 0x00, 0xff}}},
|
||||
{{{ 0, 0, 0}, 0, { 0, 960}, {0x00, 0xff, 0x00, 0xff}}},
|
||||
};
|
||||
|
||||
mk_Vtx_Flag D_02007D38[] = {
|
||||
{{16, 0, 0}, {0, 960}, {3, 192}, {0xff, 0x00, 0x00, 0xff}},
|
||||
{{0, 0, 0}, {0, 0}, {3, 192}, {0xff, 0x00, 0x00, 0xff}},
|
||||
Vtx D_02007D38[] = {
|
||||
{{{16, 0, 0}, 0, {960, 960}, {0xff, 0x00, 0x00, 0xff}}},
|
||||
{{{ 0, 0, 0}, 0, { 0, 960}, {0xff, 0x00, 0x00, 0xff}}},
|
||||
};
|
||||
|
||||
mk_Vtx_Flag D_02007D58[] = {
|
||||
{{16, 0, 0}, {0, 960}, {3, 192}, {0xff, 0xff, 0x00, 0xff}},
|
||||
{{0, 0, 0}, {0, 0}, {3, 192}, {0xff, 0xff, 0x00, 0xff}},
|
||||
Vtx D_02007D58[] = {
|
||||
{{{16, 0, 0}, 0, {960, 960}, {0xff, 0xff, 0x00, 0xff}}},
|
||||
{{{ 0, 0, 0}, 0, { 0, 960}, {0xff, 0xff, 0x00, 0xff}}},
|
||||
};
|
||||
|
||||
mk_Vtx_Flag D_02007D78[] = {
|
||||
{{16, 0, 0}, {0, 960}, {3, 192}, {0xff, 0x00, 0x00, 0xff}},
|
||||
{{0, 0, 0}, {0, 0}, {3, 192}, {0xff, 0x00, 0x00, 0xff}},
|
||||
Vtx D_02007D78[] = {
|
||||
{{{16, 0, 0}, 0, {960, 960}, {0xff, 0x00, 0x00, 0xff}}},
|
||||
{{{ 0, 0, 0}, 0, { 0, 960}, {0xff, 0x00, 0x00, 0xff}}},
|
||||
};
|
||||
|
||||
mk_Vtx_Flag D_02007D98[] = {
|
||||
{{16, 0, 0}, {0, 960}, {3, 192}, {0xff, 0x00, 0x00, 0xff}},
|
||||
{{0, 0, 0}, {0, 0}, {3, 192}, {0xff, 0x00, 0x00, 0xff}},
|
||||
Vtx D_02007D98[] = {
|
||||
{{{16, 0, 0}, 0, {960, 960}, {0xff, 0x00, 0x00, 0xff}}},
|
||||
{{{ 0, 0, 0}, 0, { 0, 960}, {0xff, 0x00, 0x00, 0xff}}},
|
||||
};
|
||||
|
||||
mk_Vtx_Flag D_02007DB8[] = {
|
||||
{{16, 0, 0}, {0, 960}, {3, 192}, {0xff, 0x00, 0x00, 0xff}},
|
||||
{{0, 0, 0}, {0, 0}, {3, 192}, {0xff, 0x00, 0x00, 0xff}},
|
||||
Vtx D_02007DB8[] = {
|
||||
{{{16, 0, 0}, 0, {960, 960}, {0xff, 0x00, 0x00, 0xff}}},
|
||||
{{{ 0, 0, 0}, 0, { 0, 960}, {0xff, 0x00, 0x00, 0xff}}},
|
||||
};
|
||||
|
||||
mk_Vtx_Flag D_02007DD8[] = {
|
||||
{{16, 0, 0}, {0, 960}, {3, 192}, {0xff, 0x00, 0x00, 0xff}},
|
||||
{{0, 0, 0}, {0, 0}, {3, 192}, {0xff, 0x00, 0x00, 0xff}},
|
||||
Vtx D_02007DD8[] = {
|
||||
{{{16, 0, 0}, 0, {960, 960}, {0xff, 0x00, 0x00, 0xff}}},
|
||||
{{{ 0, 0, 0}, 0, { 0, 960}, {0xff, 0x00, 0x00, 0xff}}},
|
||||
};
|
||||
|
||||
mk_Vtx_Flag D_02007DF8[] = {
|
||||
{{0, 65504, 0}, {0, 0}, {0, 0}, {0xff, 0xff, 0xff, 0xff}},
|
||||
{{30, 65504, 0}, {0, 1856}, {0, 0}, {0xff, 0xff, 0xff, 0xff}},
|
||||
Vtx D_02007DF8[] = {
|
||||
{{{ 0, 65504, 0}, 0, { 0, 0}, {0xff, 0xff, 0xff, 0xff}}},
|
||||
{{{30, 65504, 0}, 0, {1856, 0}, {0xff, 0xff, 0xff, 0xff}}},
|
||||
};
|
||||
|
||||
mk_Vtx_Flag D_02007E18[] = {
|
||||
{{30, 0, 0}, {0, 1856}, {7, 192}, {0x00, 0x00, 0xff, 0xff}},
|
||||
{{0, 0, 0}, {0, 0}, {7, 192}, {0x00, 0x00, 0xff, 0xff}},
|
||||
Vtx D_02007E18[] = {
|
||||
{{{30, 0, 0}, 0, {1856, 1984}, {0x00, 0x00, 0xff, 0xff}}},
|
||||
{{{ 0, 0, 0}, 0, { 0, 1984}, {0x00, 0x00, 0xff, 0xff}}},
|
||||
};
|
||||
|
||||
mk_Vtx_Flag D_02007E38[] = {
|
||||
{{30, 0, 0}, {0, 1856}, {7, 192}, {0x00, 0xff, 0x00, 0xff}},
|
||||
{{0, 0, 0}, {0, 0}, {7, 192}, {0x00, 0xff, 0x00, 0xff}},
|
||||
Vtx D_02007E38[] = {
|
||||
{{{30, 0, 0}, 0, {1856, 1984}, {0x00, 0xff, 0x00, 0xff}}},
|
||||
{{{ 0, 0, 0}, 0, { 0, 1984}, {0x00, 0xff, 0x00, 0xff}}},
|
||||
};
|
||||
|
||||
mk_Vtx_Flag D_02007E58[] = {
|
||||
{{30, 0, 0}, {0, 1856}, {7, 192}, {0xff, 0x00, 0x00, 0xff}},
|
||||
{{0, 0, 0}, {0, 0}, {7, 192}, {0xff, 0x00, 0x00, 0xff}},
|
||||
Vtx D_02007E58[] = {
|
||||
{{{30, 0, 0}, 0, {1856, 1984}, {0xff, 0x00, 0x00, 0xff}}},
|
||||
{{{ 0, 0, 0}, 0, { 0, 1984}, {0xff, 0x00, 0x00, 0xff}}},
|
||||
};
|
||||
|
||||
mk_Vtx_Flag D_02007E78[] = {
|
||||
{{30, 0, 0}, {0, 1856}, {7, 192}, {0xff, 0xff, 0x00, 0xff}},
|
||||
{{0, 0, 0}, {0, 0}, {7, 192}, {0xff, 0xff, 0x00, 0xff}},
|
||||
Vtx D_02007E78[] = {
|
||||
{{{30, 0, 0}, 0, {1856, 1984}, {0xff, 0xff, 0x00, 0xff}}},
|
||||
{{{ 0, 0, 0}, 0, { 0, 1984}, {0xff, 0xff, 0x00, 0xff}}},
|
||||
};
|
||||
|
||||
mk_Vtx_Flag D_02007E98[] = {
|
||||
{{30, 0, 0}, {0, 1856}, {7, 192}, {0xff, 0x00, 0x00, 0xff}},
|
||||
{{0, 0, 0}, {0, 0}, {7, 192}, {0xff, 0x00, 0x00, 0xff}},
|
||||
Vtx D_02007E98[] = {
|
||||
{{{30, 0, 0}, 0, {1856, 1984}, {0xff, 0x00, 0x00, 0xff}}},
|
||||
{{{ 0, 0, 0}, 0, { 0, 1984}, {0xff, 0x00, 0x00, 0xff}}},
|
||||
};
|
||||
|
||||
mk_Vtx_Flag D_02007EB8[] = {
|
||||
{{30, 0, 0}, {0, 1856}, {7, 192}, {0xff, 0x00, 0x00, 0xff}},
|
||||
{{0, 0, 0}, {0, 0}, {7, 192}, {0xff, 0x00, 0x00, 0xff}},
|
||||
Vtx D_02007EB8[] = {
|
||||
{{{30, 0, 0}, 0, {1856, 1984}, {0xff, 0x00, 0x00, 0xff}}},
|
||||
{{{ 0, 0, 0}, 0, { 0, 1984}, {0xff, 0x00, 0x00, 0xff}}},
|
||||
};
|
||||
|
||||
mk_Vtx_Flag D_02007ED8[] = {
|
||||
{{30, 0, 0}, {0, 1856}, {7, 192}, {0xff, 0x00, 0x00, 0xff}},
|
||||
{{0, 0, 0}, {0, 0}, {7, 192}, {0xff, 0x00, 0x00, 0xff}},
|
||||
Vtx D_02007ED8[] = {
|
||||
{{{30, 0, 0}, 0, {1856, 1984}, {0xff, 0x00, 0x00, 0xff}}},
|
||||
{{{ 0, 0, 0}, 0, { 0, 1984}, {0xff, 0x00, 0x00, 0xff}}},
|
||||
};
|
||||
|
||||
mk_Vtx_Flag D_02007EF8[] = {
|
||||
{{30, 0, 0}, {0, 1856}, {7, 192}, {0xff, 0x00, 0x00, 0xff}},
|
||||
{{0, 0, 0}, {0, 0}, {7, 192}, {0xff, 0x00, 0x00, 0xff}},
|
||||
Vtx D_02007EF8[] = {
|
||||
{{{30, 0, 0}, 0, {1856, 1984}, {0xff, 0x00, 0x00, 0xff}}},
|
||||
{{{ 0, 0, 0}, 0, { 0, 1984}, {0xff, 0x00, 0x00, 0xff}}},
|
||||
};
|
||||
|
||||
Gfx D_02007F18[] = {
|
||||
|
|
|
|||
140
src/memory.c
140
src/memory.c
|
|
@ -418,64 +418,48 @@ u32 MIO0_0F(s32 arg0, u32 arg1, u32 arg2) {
|
|||
}
|
||||
|
||||
#ifdef MIPS_TO_C
|
||||
//generated by mips_to_c commit 3c3b0cede1a99430bfd3edf8d385802b94f91307
|
||||
//generated by mips_to_c commit 06ada559d7a32fdab49fa2d619cdfa027615bcda
|
||||
extern f32 D_800DC608;
|
||||
// 802A86C0, 00000010
|
||||
struct UnkStruct_802A86A8 {
|
||||
s8 unk0;
|
||||
s8 unk1;
|
||||
s8 unk2;
|
||||
s8 unk3;
|
||||
s16 unk4;
|
||||
s16 unk6;
|
||||
s16 unk8;
|
||||
s16 unkA;
|
||||
s16 unkC;
|
||||
s16 unkE;
|
||||
|
||||
};
|
||||
|
||||
void func_802A86A8(struct UnkStruct_802A86A8 *arg0, u32 arg1) {
|
||||
void func_802A86A8(mk64_Vtx *arg0, u32 arg1) {
|
||||
Vtx *temp_v1;
|
||||
Vtx *temp_v1_2;
|
||||
mk64_Vtx *temp_v0;
|
||||
s8 temp_a0;
|
||||
s8 temp_a3;
|
||||
u32 temp_a2;
|
||||
struct UnkStruct_802A86A8 *temp_v0;
|
||||
u32 temp_v1;
|
||||
struct UnkStruct_802A86A8 *temp_v1_2;
|
||||
struct UnkStruct_802A86A8 *phi_v0;
|
||||
s8 phi_v1;
|
||||
mk64_Vtx *phi_v0;
|
||||
Vtx *phi_v1;
|
||||
u32 phi_a2;
|
||||
|
||||
temp_v1 = gHeapEndPtr - (((arg1 * 0x10) + 0xF) & ~0xF);
|
||||
gHeapEndPtr = temp_v1;
|
||||
phi_v0 = arg0;
|
||||
phi_a2 = 0;
|
||||
// phi_v1 = temp_v1;
|
||||
|
||||
|
||||
phi_a2 = 0U;
|
||||
if (arg1 != 0) {
|
||||
phi_v1 = temp_v1;
|
||||
do {
|
||||
if (gIsMirrorMode != 0) {
|
||||
phi_v1 = -phi_v0->unk0;
|
||||
phi_v1->v.ob[0] = (s16) -(s32) phi_v0->ob[0];
|
||||
} else {
|
||||
phi_v1 = phi_v0->unk0;
|
||||
phi_v1->v.ob[0] = phi_v0->ob[0];
|
||||
}
|
||||
temp_a2 = phi_a2 + 1;
|
||||
temp_v1_2 = phi_v1 + 0x10;
|
||||
temp_v0 = phi_v0 + 0xE;
|
||||
temp_v1_2->unkE = phi_v0->unk2 * D_800DC608;
|
||||
temp_a0 = temp_v0->unk4;
|
||||
temp_a3 = temp_v0->unk3;
|
||||
temp_v1_2->unkC = temp_v0->unkA;
|
||||
temp_v1_2->unk8 = temp_v0->unk8;
|
||||
temp_v1_2->unk4 = temp_a0 & 0xFC;
|
||||
temp_v1_2->unk3 = temp_a3 & 0xFC;
|
||||
temp_v1_2->unk6 = temp_v0->unk6;
|
||||
temp_v1_2->unk2 = temp_v0->unk2;
|
||||
temp_v1_2->unkA = (temp_a0 & 3) | ((temp_a3 * 4) & 0xC);
|
||||
temp_v1_2->unk1 = 0xFF;
|
||||
temp_v1_2->unk-E = (s16) (s32) ((f32) phi_v0->ob[1] * D_800DC608);
|
||||
temp_a0 = temp_v0->unk-4;
|
||||
temp_a3 = temp_v0->unk-3;
|
||||
temp_v1_2->unk-C = (s16) temp_v0->unk-A;
|
||||
temp_v1_2->unk-8 = (s16) temp_v0->unk-8;
|
||||
temp_v1_2->unk-4 = (s8) (temp_a0 & 0xFC);
|
||||
temp_v1_2->unk-3 = (s8) (temp_a3 & 0xFC);
|
||||
temp_v1_2->unk-6 = (s16) temp_v0->unk-6;
|
||||
temp_v1_2->unk-2 = (s8) temp_v0->unk-2;
|
||||
temp_v1_2->unk-A = (s16) (s8) ((temp_a0 & 3) | ((temp_a3 * 4) & 0xC));
|
||||
temp_v1_2->unk-1 = 0xFF;
|
||||
phi_v0 = temp_v0;
|
||||
// phi_v1 = temp_v1_2;
|
||||
phi_v1 = temp_v1_2;
|
||||
phi_a2 = temp_a2;
|
||||
} while (temp_a2 < arg1);
|
||||
}
|
||||
|
|
@ -3587,7 +3571,7 @@ GLOBAL_ASM("asm/non_matchings/memory/func_802AE1C0.s")
|
|||
#endif
|
||||
|
||||
#ifdef MIPS_TO_C
|
||||
//generated by mips_to_c commit 792017ad9d422c2467bd42686f383a5c41f41c75
|
||||
//generated by mips_to_c commit 06ada559d7a32fdab49fa2d619cdfa027615bcda
|
||||
extern s32 D_8015F59C;
|
||||
extern s32 D_8015F5A0;
|
||||
extern s32 D_8015F5A4;
|
||||
|
|
@ -3604,7 +3588,7 @@ static f32 D_802B9E68 = 0.9f;
|
|||
static f32 D_802B9E6C = 0.1f;
|
||||
static f32 D_802B9E70 = -0.1f;
|
||||
|
||||
void func_802AE434(mk_Vtx_Flag *arg0, mk_Vtx_Flag *arg1, mk_Vtx_Flag *arg2, s8 arg3, u16 arg4) {
|
||||
void func_802AE434(Vtx *arg0, Vtx *arg1, Vtx *arg2, s8 arg3, u16 arg4) {
|
||||
s16 spBA;
|
||||
s16 spB8;
|
||||
s16 spB6;
|
||||
|
|
@ -3619,10 +3603,13 @@ void func_802AE434(mk_Vtx_Flag *arg0, mk_Vtx_Flag *arg1, mk_Vtx_Flag *arg2, s8 a
|
|||
s16 sp48;
|
||||
s16 sp44;
|
||||
s16 sp42;
|
||||
mk_Vtx_Flag *sp1C; /* compiler-managed */
|
||||
Vtx *sp1C; /* compiler-managed */
|
||||
f64 sp10;
|
||||
f64 sp8;
|
||||
f64 sp0;
|
||||
Vtx *temp_t1;
|
||||
Vtx *temp_t2;
|
||||
Vtx *temp_t6;
|
||||
f32 temp_f0;
|
||||
f32 temp_f18_2;
|
||||
f32 temp_f4_2;
|
||||
|
|
@ -3634,9 +3621,6 @@ void func_802AE434(mk_Vtx_Flag *arg0, mk_Vtx_Flag *arg1, mk_Vtx_Flag *arg2, s8 a
|
|||
f64 temp_f4;
|
||||
f64 temp_f8;
|
||||
mk64_surface_map_ram *temp_t0;
|
||||
mk_Vtx_Flag *temp_t1;
|
||||
mk_Vtx_Flag *temp_t2;
|
||||
mk_Vtx_Flag *temp_t6;
|
||||
s16 temp_a0;
|
||||
s16 temp_a1;
|
||||
s16 temp_t3;
|
||||
|
|
@ -3669,36 +3653,36 @@ void func_802AE434(mk_Vtx_Flag *arg0, mk_Vtx_Flag *arg1, mk_Vtx_Flag *arg2, s8 a
|
|||
temp_t0->vtxs[0] = arg0;
|
||||
temp_t0->vtxs[1] = arg1;
|
||||
temp_t0->vtxs[2] = arg2;
|
||||
if (((u16) arg0->tc[0] != 4) || ((u16) arg1->tc[0] != 4) || ((u16) temp_t0->vtxs[2]->tc[0] != 4)) {
|
||||
if ((arg0->v.flag != 4) || (arg1->v.flag != 4) || (temp_t0->vtxs[2]->v.flag != 4)) {
|
||||
temp_t6 = temp_t0->vtxs[0];
|
||||
sp1C = temp_t6;
|
||||
temp_t1 = temp_t0->vtxs[1];
|
||||
temp_t2 = temp_t0->vtxs[2];
|
||||
temp_a0 = temp_t6->ob[0];
|
||||
temp_t3 = temp_t1->ob[0];
|
||||
temp_a1 = temp_t6->ob[2];
|
||||
temp_t4 = temp_t1->ob[2];
|
||||
temp_a0 = temp_t6->v.ob[0];
|
||||
temp_t3 = temp_t1->v.ob[0];
|
||||
temp_a1 = temp_t6->v.ob[2];
|
||||
temp_t4 = temp_t1->v.ob[2];
|
||||
phi_a0 = (s32) temp_a0;
|
||||
phi_t3 = (s32) temp_t3;
|
||||
phi_t5 = (s32) temp_t2->ob[0];
|
||||
phi_t5 = (s32) temp_t2->v.ob[0];
|
||||
phi_a1 = (s32) temp_a1;
|
||||
phi_t4 = (s32) temp_t4;
|
||||
phi_v1 = (s32) temp_t2->ob[2];
|
||||
phi_a2 = (s32) temp_t6->ob[1];
|
||||
phi_a3 = (s32) temp_t1->ob[1];
|
||||
phi_v0 = (s32) temp_t2->ob[1];
|
||||
phi_v1 = (s32) temp_t2->v.ob[2];
|
||||
phi_a2 = (s32) temp_t6->v.ob[1];
|
||||
phi_a3 = (s32) temp_t1->v.ob[1];
|
||||
phi_v0 = (s32) temp_t2->v.ob[1];
|
||||
if ((temp_a0 == temp_t3) && (temp_a1 == temp_t4)) {
|
||||
temp_t0->vtxs[2] = arg1;
|
||||
temp_t0->vtxs[1] = arg2;
|
||||
phi_a0 = (s32) arg0->ob[0];
|
||||
phi_t3 = (s32) arg1->ob[0];
|
||||
phi_t5 = (s32) arg2->ob[0];
|
||||
phi_a1 = (s32) arg0->ob[2];
|
||||
phi_t4 = (s32) arg1->ob[2];
|
||||
phi_v1 = (s32) arg2->ob[2];
|
||||
phi_a2 = (s32) arg0->ob[1];
|
||||
phi_a3 = (s32) arg1->ob[1];
|
||||
phi_v0 = (s32) arg2->ob[1];
|
||||
phi_a0 = (s32) arg0->v.ob[0];
|
||||
phi_t3 = (s32) arg1->v.ob[0];
|
||||
phi_t5 = (s32) arg2->v.ob[0];
|
||||
phi_a1 = (s32) arg0->v.ob[2];
|
||||
phi_t4 = (s32) arg1->v.ob[2];
|
||||
phi_v1 = (s32) arg2->v.ob[2];
|
||||
phi_a2 = (s32) arg0->v.ob[1];
|
||||
phi_a3 = (s32) arg1->v.ob[1];
|
||||
phi_v0 = (s32) arg2->v.ob[1];
|
||||
}
|
||||
if (phi_a0 >= phi_t3) {
|
||||
if (phi_a0 >= phi_t5) {
|
||||
|
|
@ -3821,12 +3805,12 @@ block_33:
|
|||
temp_t0->gravity = sp54;
|
||||
temp_t0->rotation = sp50;
|
||||
temp_t0->height2 = sp4C;
|
||||
temp_t0->unk2 = (s16) arg3;
|
||||
temp_t0->surfaceType = (u16) arg3;
|
||||
D_8015F6FA = 0;
|
||||
D_8015F6FC = 0;
|
||||
temp_a3_2 = (u16) temp_t0->vtxs[0]->tc[0];
|
||||
temp_v1_2 = (u16) temp_t0->vtxs[1]->tc[0];
|
||||
temp_a0_3 = (u16) temp_t0->vtxs[2]->tc[0];
|
||||
temp_a3_2 = temp_t0->vtxs[0]->v.flag;
|
||||
temp_v1_2 = temp_t0->vtxs[1]->v.flag;
|
||||
temp_a0_3 = temp_t0->vtxs[2]->v.flag;
|
||||
phi_a1_2 = arg4;
|
||||
if ((temp_a3_2 == 1) && (temp_v1_2 == 1) && (temp_a0_3 == 1)) {
|
||||
phi_t8 = (arg4 | 0x400) & 0xFFFF;
|
||||
|
|
@ -4080,7 +4064,7 @@ GLOBAL_ASM("asm/non_matchings/memory/func_802AEE1C.s")
|
|||
#endif
|
||||
|
||||
#ifdef MIPS_TO_C
|
||||
//generated by mips_to_c commit 792017ad9d422c2467bd42686f383a5c41f41c75
|
||||
//generated by mips_to_c commit 06ada559d7a32fdab49fa2d619cdfa027615bcda
|
||||
s32 func_802AEE1C(s16, s16, s16, s16, s32, s32, s32, s32); /* extern */
|
||||
|
||||
s32 func_802AF0FC(s16 arg0, s16 arg1, s16 arg2, s16 arg3, u16 arg4) {
|
||||
|
|
@ -4090,10 +4074,10 @@ s32 func_802AF0FC(s16 arg0, s16 arg1, s16 arg2, s16 arg3, u16 arg4) {
|
|||
s16 sp2C;
|
||||
s16 sp2A;
|
||||
s16 sp28;
|
||||
Vtx *temp_t0;
|
||||
Vtx *temp_t1;
|
||||
Vtx *temp_v1;
|
||||
mk64_surface_map_ram *temp_v0;
|
||||
mk_Vtx_Flag *temp_t0;
|
||||
mk_Vtx_Flag *temp_t1;
|
||||
mk_Vtx_Flag *temp_v1;
|
||||
s16 temp_a0;
|
||||
s16 temp_a0_2;
|
||||
s16 temp_a1;
|
||||
|
|
@ -4116,12 +4100,12 @@ s32 func_802AF0FC(s16 arg0, s16 arg1, s16 arg2, s16 arg3, u16 arg4) {
|
|||
temp_v1 = temp_v0->vtxs[0];
|
||||
temp_t0 = temp_v0->vtxs[1];
|
||||
temp_t1 = temp_v0->vtxs[2];
|
||||
temp_t2 = temp_v1->ob[0];
|
||||
temp_t3 = temp_v1->ob[2];
|
||||
temp_t4 = temp_t0->ob[0];
|
||||
temp_t5 = temp_t0->ob[2];
|
||||
temp_ra = temp_t1->ob[0];
|
||||
sp28 = temp_t1->ob[2];
|
||||
temp_t2 = temp_v1->v.ob[0];
|
||||
temp_t3 = temp_v1->v.ob[2];
|
||||
temp_t4 = temp_t0->v.ob[0];
|
||||
temp_t5 = temp_t0->v.ob[2];
|
||||
temp_ra = temp_t1->v.ob[0];
|
||||
sp28 = temp_t1->v.ob[2];
|
||||
if (((s32) temp_t2 >= (s32) temp_a0) && ((s32) temp_a1 >= (s32) temp_t2) && ((s32) temp_t3 >= (s32) temp_a2) && ((s32) temp_a3 >= (s32) temp_t3)) {
|
||||
return 1;
|
||||
}
|
||||
|
|
|
|||
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
Loading…
Reference in New Issue