mirror of https://github.com/n64decomp/mk64.git
117 lines
2.3 KiB
Plaintext
117 lines
2.3 KiB
Plaintext
/* libultra OS symbols */
|
|
|
|
/* boot and osException symbols */
|
|
/* most of these should be in hardware.h */
|
|
|
|
/* exceptions */
|
|
|
|
EXCEPTION_TLB_MISS = 0x80000000;
|
|
|
|
/* SP */
|
|
|
|
SP_DMEM = 0xA4000000;
|
|
SP_DMEM_UNK0 = 0xA40004C0;
|
|
SP_DMEM_UNK1 = 0xA4000774;
|
|
SP_IMEM = 0xA4001000;
|
|
SP_STATUS_REG = 0xA4040010;
|
|
SP_PC = 0xA4080000;
|
|
|
|
/* MI */
|
|
|
|
MI_MODE_REG = 0xA4300000;
|
|
MI_VERSION_REG = 0xA4300004;
|
|
MI_INTR_REG = 0xA4300008;
|
|
MI_INTR_MASK_REG = 0xA430000C;
|
|
|
|
/* VI */
|
|
|
|
VI_CURRENT_REG = 0xA4400010;
|
|
|
|
/* AI */
|
|
|
|
AI_STATUS_REG = 0xA450000C;
|
|
|
|
/* PI */
|
|
|
|
PI_DRAM_ADDR_REG = 0xA4600000;
|
|
PI_CART_ADDR_REG = 0xA4600004;
|
|
PI_WR_LEN_REG = 0xA460000C;
|
|
PI_STATUS_REG = 0xA4600010;
|
|
|
|
/* RI */
|
|
|
|
RI_MODE_REG = 0xA4700000;
|
|
RI_REFRESH_REG = 0xA4700010;
|
|
|
|
/* SI */
|
|
|
|
SI_STATUS_REG = 0xA4800018;
|
|
|
|
/* Unknown */
|
|
|
|
D_B0000008 = 0xB0000008;
|
|
D_B0000010 = 0xB0000010;
|
|
D_B0000014 = 0xB0000014;
|
|
D_C0000000 = 0xC0000000;
|
|
D_C0000008 = 0xC0000008;
|
|
D_C000000C = 0xC000000C;
|
|
|
|
D_000FFF00 = 0x000FFF00;
|
|
|
|
D_03004000 = 0x03004000;
|
|
D_03004800 = 0x03004800;
|
|
D_03005000 = 0x03005000;
|
|
D_03005800 = 0x03005800;
|
|
D_03006000 = 0x03006000;
|
|
D_03006800 = 0x03006800;
|
|
D_03007000 = 0x03007000;
|
|
D_03007800 = 0x03007800;
|
|
D_03008000 = 0x03008000;
|
|
D_03008800 = 0x03008800;
|
|
|
|
D_05FF8DB8 = 0x05FF8DB8;
|
|
|
|
D_0B002A00 = 0x0B002A00;
|
|
|
|
D_A4040004 = 0xA4040004;
|
|
D_A4040008 = 0xA4040008;
|
|
D_A404000C = 0xA404000C;
|
|
D_A4040010 = 0xA4040010;
|
|
D_A4300008 = 0xA4300008;
|
|
D_A430000C = 0xA430000C;
|
|
D_A4400004 = 0xA4400004;
|
|
D_A4400008 = 0xA4400008;
|
|
D_A440000C = 0xA440000C;
|
|
D_A4400010 = 0xA4400010;
|
|
D_A4400014 = 0xA4400014;
|
|
D_A4400018 = 0xA4400018;
|
|
D_A440001C = 0xA440001C;
|
|
D_A4400020 = 0xA4400020;
|
|
D_A4400024 = 0xA4400024;
|
|
D_A4400028 = 0xA4400028;
|
|
D_A440002C = 0xA440002C;
|
|
D_A4400030 = 0xA4400030;
|
|
D_A4400034 = 0xA4400034;
|
|
D_A4500004 = 0xA4500004;
|
|
D_A4500008 = 0xA4500008;
|
|
D_A450000C = 0xA450000C;
|
|
D_A4500010 = 0xA4500010;
|
|
D_A4500014 = 0xA4500014;
|
|
D_A4600004 = 0xA4600004;
|
|
D_A4600008 = 0xA4600008;
|
|
D_A460000C = 0xA460000C;
|
|
D_A4600010 = 0xA4600010;
|
|
D_A4600024 = 0xA4600024;
|
|
D_A4600028 = 0xA4600028;
|
|
D_A460002C = 0xA460002C;
|
|
D_A4600030 = 0xA4600030;
|
|
D_A4800004 = 0xA4800004;
|
|
D_A4800010 = 0xA4800010;
|
|
D_A4800018 = 0xA4800018;
|
|
D_A5000508 = 0xA5000508;
|
|
D_A5000510 = 0xA5000510;
|
|
D_E6FFFFFC = 0xE6FFFFFC;
|
|
D_FA00000C = 0xFA00000C;
|
|
D_FA000010 = 0xFA000010;
|
|
D_FA000018 = 0xFA000018;
|