ahci: set ahci mode on reset
ATM we set AHCI mode on 1st GHC write. Spec says we should set it on reset. Signed-off-by: Michael S. Tsirkin <mst@redhat.com> Signed-off-by: Kevin Wolf <kwolf@redhat.com>
This commit is contained in:
parent
975a93c082
commit
13164591f3
|
@ -1198,7 +1198,15 @@ void ahci_reset(AHCIState *s)
|
||||||
int i;
|
int i;
|
||||||
|
|
||||||
s->control_regs.irqstatus = 0;
|
s->control_regs.irqstatus = 0;
|
||||||
s->control_regs.ghc = 0;
|
/* AHCI Enable (AE)
|
||||||
|
* The implementation of this bit is dependent upon the value of the
|
||||||
|
* CAP.SAM bit. If CAP.SAM is '0', then GHC.AE shall be read-write and
|
||||||
|
* shall have a reset value of '0'. If CAP.SAM is '1', then AE shall be
|
||||||
|
* read-only and shall have a reset value of '1'.
|
||||||
|
*
|
||||||
|
* We set HOST_CAP_AHCI so we must enable AHCI at reset.
|
||||||
|
*/
|
||||||
|
s->control_regs.ghc = HOST_CTL_AHCI_EN;
|
||||||
|
|
||||||
for (i = 0; i < s->ports; i++) {
|
for (i = 0; i < s->ports; i++) {
|
||||||
pr = &s->dev[i].port_regs;
|
pr = &s->dev[i].port_regs;
|
||||||
|
|
Loading…
Reference in New Issue