target-alpha: Use cpu_exec_interrupt qom hook
Signed-off-by: Richard Henderson <rth@twiddle.net> Message-id: 1410626734-3804-12-git-send-email-rth@twiddle.net Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
parent
5a1f7f44cf
commit
dde7c241e3
32
cpu-exec.c
32
cpu-exec.c
|
@ -597,38 +597,6 @@ int cpu_exec(CPUArchState *env)
|
||||||
cc->do_interrupt(cpu);
|
cc->do_interrupt(cpu);
|
||||||
next_tb = 0;
|
next_tb = 0;
|
||||||
}
|
}
|
||||||
#elif defined(TARGET_ALPHA)
|
|
||||||
{
|
|
||||||
int idx = -1;
|
|
||||||
/* ??? This hard-codes the OSF/1 interrupt levels. */
|
|
||||||
switch (env->pal_mode ? 7 : env->ps & PS_INT_MASK) {
|
|
||||||
case 0 ... 3:
|
|
||||||
if (interrupt_request & CPU_INTERRUPT_HARD) {
|
|
||||||
idx = EXCP_DEV_INTERRUPT;
|
|
||||||
}
|
|
||||||
/* FALLTHRU */
|
|
||||||
case 4:
|
|
||||||
if (interrupt_request & CPU_INTERRUPT_TIMER) {
|
|
||||||
idx = EXCP_CLK_INTERRUPT;
|
|
||||||
}
|
|
||||||
/* FALLTHRU */
|
|
||||||
case 5:
|
|
||||||
if (interrupt_request & CPU_INTERRUPT_SMP) {
|
|
||||||
idx = EXCP_SMP_INTERRUPT;
|
|
||||||
}
|
|
||||||
/* FALLTHRU */
|
|
||||||
case 6:
|
|
||||||
if (interrupt_request & CPU_INTERRUPT_MCHK) {
|
|
||||||
idx = EXCP_MCHK;
|
|
||||||
}
|
|
||||||
}
|
|
||||||
if (idx >= 0) {
|
|
||||||
cpu->exception_index = idx;
|
|
||||||
env->error_code = 0;
|
|
||||||
cc->do_interrupt(cpu);
|
|
||||||
next_tb = 0;
|
|
||||||
}
|
|
||||||
}
|
|
||||||
#endif
|
#endif
|
||||||
/* The target hook has 3 exit conditions:
|
/* The target hook has 3 exit conditions:
|
||||||
False when the interrupt isn't processed,
|
False when the interrupt isn't processed,
|
||||||
|
|
|
@ -79,6 +79,7 @@ extern const struct VMStateDescription vmstate_alpha_cpu;
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
void alpha_cpu_do_interrupt(CPUState *cpu);
|
void alpha_cpu_do_interrupt(CPUState *cpu);
|
||||||
|
bool alpha_cpu_exec_interrupt(CPUState *cpu, int int_req);
|
||||||
void alpha_cpu_dump_state(CPUState *cs, FILE *f, fprintf_function cpu_fprintf,
|
void alpha_cpu_dump_state(CPUState *cs, FILE *f, fprintf_function cpu_fprintf,
|
||||||
int flags);
|
int flags);
|
||||||
hwaddr alpha_cpu_get_phys_page_debug(CPUState *cpu, vaddr addr);
|
hwaddr alpha_cpu_get_phys_page_debug(CPUState *cpu, vaddr addr);
|
||||||
|
|
|
@ -284,6 +284,7 @@ static void alpha_cpu_class_init(ObjectClass *oc, void *data)
|
||||||
cc->class_by_name = alpha_cpu_class_by_name;
|
cc->class_by_name = alpha_cpu_class_by_name;
|
||||||
cc->has_work = alpha_cpu_has_work;
|
cc->has_work = alpha_cpu_has_work;
|
||||||
cc->do_interrupt = alpha_cpu_do_interrupt;
|
cc->do_interrupt = alpha_cpu_do_interrupt;
|
||||||
|
cc->cpu_exec_interrupt = alpha_cpu_exec_interrupt;
|
||||||
cc->dump_state = alpha_cpu_dump_state;
|
cc->dump_state = alpha_cpu_dump_state;
|
||||||
cc->set_pc = alpha_cpu_set_pc;
|
cc->set_pc = alpha_cpu_set_pc;
|
||||||
cc->gdb_read_register = alpha_cpu_gdb_read_register;
|
cc->gdb_read_register = alpha_cpu_gdb_read_register;
|
||||||
|
|
|
@ -470,6 +470,50 @@ void alpha_cpu_do_interrupt(CPUState *cs)
|
||||||
#endif /* !USER_ONLY */
|
#endif /* !USER_ONLY */
|
||||||
}
|
}
|
||||||
|
|
||||||
|
bool alpha_cpu_exec_interrupt(CPUState *cs, int interrupt_request)
|
||||||
|
{
|
||||||
|
AlphaCPU *cpu = ALPHA_CPU(cs);
|
||||||
|
CPUAlphaState *env = &cpu->env;
|
||||||
|
int idx = -1;
|
||||||
|
|
||||||
|
/* We never take interrupts while in PALmode. */
|
||||||
|
if (env->pal_mode) {
|
||||||
|
return false;
|
||||||
|
}
|
||||||
|
|
||||||
|
/* Fall through the switch, collecting the highest priority
|
||||||
|
interrupt that isn't masked by the processor status IPL. */
|
||||||
|
/* ??? This hard-codes the OSF/1 interrupt levels. */
|
||||||
|
switch (env->ps & PS_INT_MASK) {
|
||||||
|
case 0 ... 3:
|
||||||
|
if (interrupt_request & CPU_INTERRUPT_HARD) {
|
||||||
|
idx = EXCP_DEV_INTERRUPT;
|
||||||
|
}
|
||||||
|
/* FALLTHRU */
|
||||||
|
case 4:
|
||||||
|
if (interrupt_request & CPU_INTERRUPT_TIMER) {
|
||||||
|
idx = EXCP_CLK_INTERRUPT;
|
||||||
|
}
|
||||||
|
/* FALLTHRU */
|
||||||
|
case 5:
|
||||||
|
if (interrupt_request & CPU_INTERRUPT_SMP) {
|
||||||
|
idx = EXCP_SMP_INTERRUPT;
|
||||||
|
}
|
||||||
|
/* FALLTHRU */
|
||||||
|
case 6:
|
||||||
|
if (interrupt_request & CPU_INTERRUPT_MCHK) {
|
||||||
|
idx = EXCP_MCHK;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
if (idx >= 0) {
|
||||||
|
cs->exception_index = idx;
|
||||||
|
env->error_code = 0;
|
||||||
|
alpha_cpu_do_interrupt(cs);
|
||||||
|
return true;
|
||||||
|
}
|
||||||
|
return false;
|
||||||
|
}
|
||||||
|
|
||||||
void alpha_cpu_dump_state(CPUState *cs, FILE *f, fprintf_function cpu_fprintf,
|
void alpha_cpu_dump_state(CPUState *cs, FILE *f, fprintf_function cpu_fprintf,
|
||||||
int flags)
|
int flags)
|
||||||
{
|
{
|
||||||
|
|
Loading…
Reference in New Issue