target-mips: Use cpu_exec_interrupt qom hook
Cc: Aurelien Jarno <aurelien@aurel32.net> Signed-off-by: Richard Henderson <rth@twiddle.net> Reviewed-by: Leon Alrae <leon.alrae@imgtec.com> Tested-by: Leon Alrae <leon.alrae@imgtec.com> Message-id: 1410626734-3804-19-git-send-email-rth@twiddle.net Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
		
							parent
							
								
									dfdb483454
								
							
						
					
					
						commit
						fa4faba448
					
				| 
						 | 
					@ -514,15 +514,6 @@ int cpu_exec(CPUArchState *env)
 | 
				
			||||||
                        cc->do_interrupt(cpu);
 | 
					                        cc->do_interrupt(cpu);
 | 
				
			||||||
                        next_tb = 0;
 | 
					                        next_tb = 0;
 | 
				
			||||||
                    }
 | 
					                    }
 | 
				
			||||||
#elif defined(TARGET_MIPS)
 | 
					 | 
				
			||||||
                    if ((interrupt_request & CPU_INTERRUPT_HARD) &&
 | 
					 | 
				
			||||||
                        cpu_mips_hw_interrupts_pending(env)) {
 | 
					 | 
				
			||||||
                        /* Raise it */
 | 
					 | 
				
			||||||
                        cpu->exception_index = EXCP_EXT_INTERRUPT;
 | 
					 | 
				
			||||||
                        env->error_code = 0;
 | 
					 | 
				
			||||||
                        cc->do_interrupt(cpu);
 | 
					 | 
				
			||||||
                        next_tb = 0;
 | 
					 | 
				
			||||||
                    }
 | 
					 | 
				
			||||||
#endif
 | 
					#endif
 | 
				
			||||||
                    /* The target hook has 3 exit conditions:
 | 
					                    /* The target hook has 3 exit conditions:
 | 
				
			||||||
                       False when the interrupt isn't processed,
 | 
					                       False when the interrupt isn't processed,
 | 
				
			||||||
| 
						 | 
					
 | 
				
			||||||
| 
						 | 
					@ -75,6 +75,7 @@ static inline MIPSCPU *mips_env_get_cpu(CPUMIPSState *env)
 | 
				
			||||||
#define ENV_OFFSET offsetof(MIPSCPU, env)
 | 
					#define ENV_OFFSET offsetof(MIPSCPU, env)
 | 
				
			||||||
 | 
					
 | 
				
			||||||
void mips_cpu_do_interrupt(CPUState *cpu);
 | 
					void mips_cpu_do_interrupt(CPUState *cpu);
 | 
				
			||||||
 | 
					bool mips_cpu_exec_interrupt(CPUState *cpu, int int_req);
 | 
				
			||||||
void mips_cpu_dump_state(CPUState *cpu, FILE *f, fprintf_function cpu_fprintf,
 | 
					void mips_cpu_dump_state(CPUState *cpu, FILE *f, fprintf_function cpu_fprintf,
 | 
				
			||||||
                         int flags);
 | 
					                         int flags);
 | 
				
			||||||
hwaddr mips_cpu_get_phys_page_debug(CPUState *cpu, vaddr addr);
 | 
					hwaddr mips_cpu_get_phys_page_debug(CPUState *cpu, vaddr addr);
 | 
				
			||||||
| 
						 | 
					
 | 
				
			||||||
| 
						 | 
					@ -136,6 +136,7 @@ static void mips_cpu_class_init(ObjectClass *c, void *data)
 | 
				
			||||||
 | 
					
 | 
				
			||||||
    cc->has_work = mips_cpu_has_work;
 | 
					    cc->has_work = mips_cpu_has_work;
 | 
				
			||||||
    cc->do_interrupt = mips_cpu_do_interrupt;
 | 
					    cc->do_interrupt = mips_cpu_do_interrupt;
 | 
				
			||||||
 | 
					    cc->cpu_exec_interrupt = mips_cpu_exec_interrupt;
 | 
				
			||||||
    cc->dump_state = mips_cpu_dump_state;
 | 
					    cc->dump_state = mips_cpu_dump_state;
 | 
				
			||||||
    cc->set_pc = mips_cpu_set_pc;
 | 
					    cc->set_pc = mips_cpu_set_pc;
 | 
				
			||||||
    cc->synchronize_from_tb = mips_cpu_synchronize_from_tb;
 | 
					    cc->synchronize_from_tb = mips_cpu_synchronize_from_tb;
 | 
				
			||||||
| 
						 | 
					
 | 
				
			||||||
| 
						 | 
					@ -675,6 +675,23 @@ void mips_cpu_do_interrupt(CPUState *cs)
 | 
				
			||||||
    cs->exception_index = EXCP_NONE;
 | 
					    cs->exception_index = EXCP_NONE;
 | 
				
			||||||
}
 | 
					}
 | 
				
			||||||
 | 
					
 | 
				
			||||||
 | 
					bool mips_cpu_exec_interrupt(CPUState *cs, int interrupt_request)
 | 
				
			||||||
 | 
					{
 | 
				
			||||||
 | 
					    if (interrupt_request & CPU_INTERRUPT_HARD) {
 | 
				
			||||||
 | 
					        MIPSCPU *cpu = MIPS_CPU(cs);
 | 
				
			||||||
 | 
					        CPUMIPSState *env = &cpu->env;
 | 
				
			||||||
 | 
					
 | 
				
			||||||
 | 
					        if (cpu_mips_hw_interrupts_pending(env)) {
 | 
				
			||||||
 | 
					            /* Raise it */
 | 
				
			||||||
 | 
					            cs->exception_index = EXCP_EXT_INTERRUPT;
 | 
				
			||||||
 | 
					            env->error_code = 0;
 | 
				
			||||||
 | 
					            mips_cpu_do_interrupt(cs);
 | 
				
			||||||
 | 
					            return true;
 | 
				
			||||||
 | 
					        }
 | 
				
			||||||
 | 
					    }
 | 
				
			||||||
 | 
					    return false;
 | 
				
			||||||
 | 
					}
 | 
				
			||||||
 | 
					
 | 
				
			||||||
#if !defined(CONFIG_USER_ONLY)
 | 
					#if !defined(CONFIG_USER_ONLY)
 | 
				
			||||||
void r4k_invalidate_tlb (CPUMIPSState *env, int idx, int use_extra)
 | 
					void r4k_invalidate_tlb (CPUMIPSState *env, int idx, int use_extra)
 | 
				
			||||||
{
 | 
					{
 | 
				
			||||||
| 
						 | 
					
 | 
				
			||||||
		Loading…
	
		Reference in New Issue