qemu-irix/hw
Peter Maydell 0cf0985201 hw/intc/arm_gic: reserved register addresses are RAZ/WI
The GICv2 specification says that reserved register addresses
must RAZ/WI; now that we implement external abort handling
for Arm CPUs this means we must return MEMTX_OK rather than
MEMTX_ERROR, to avoid generating a spurious guest data abort.

Cc: qemu-stable@nongnu.org
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Message-id: 1513183941-24300-3-git-send-email-peter.maydell@linaro.org
Reviewed-by: Alistair Francis <alistair.francis@xilinx.com>
2018-01-11 13:25:40 +00:00
..
9pfs
acpi
adc
alpha
arm imx_fec: Do not link to netdev 2018-01-11 13:25:34 +00:00
audio
block
bt
char
core
cpu
cris
display
dma
gpio
i2c
i386
ide
input
intc hw/intc/arm_gic: reserved register addresses are RAZ/WI 2018-01-11 13:25:40 +00:00
ipack
ipmi
isa
lm32
m68k
mem
microblaze
mips
misc
moxie
net imx_fec: Reserve full FSL_IMX25_FEC_SIZE page for the register file 2018-01-11 13:25:38 +00:00
nios2
nvram
openrisc
pci
pci-bridge
pci-host sun4u: split IOMMU device out from apb.c to sun4u_iommu.c 2018-01-09 21:48:20 +00:00
pcmcia
ppc
s390x
scsi
sd hw/sd/pxa2xx_mmci: add read/write() trace events 2018-01-11 13:25:39 +00:00
sh4
smbios
sparc
sparc64 sun4u_iommu: add trace event for IOMMU translations 2018-01-09 21:48:20 +00:00
ssi
timer hw/timer/pxa2xx_timer: replace hw_error() -> qemu_log_mask() 2018-01-11 13:25:38 +00:00
tpm
tricore
unicore32
usb
vfio
virtio
watchdog
xen
xenpv
xtensa
Makefile.objs