mirror of https://github.com/zeldaret/tp.git
39 lines
1.9 KiB
ArmAsm
39 lines
1.9 KiB
ArmAsm
/* 802C4784 002C16C4 94 21 FF E0 */ stwu r1, -0x20(r1)
|
|
/* 802C4788 002C16C8 7C 08 02 A6 */ mflr r0
|
|
/* 802C478C 002C16CC 90 01 00 24 */ stw r0, 0x24(r1)
|
|
/* 802C4790 002C16D0 39 61 00 20 */ addi r11, r1, 0x20
|
|
/* 802C4794 002C16D4 48 09 DA 49 */ bl _savegpr_29
|
|
/* 802C4798 002C16D8 7C 7D 1B 78 */ mr r29, r3
|
|
/* 802C479C 002C16DC 7C 9E 23 78 */ mr r30, r4
|
|
/* 802C47A0 002C16E0 7C BF 2B 78 */ mr r31, r5
|
|
/* 802C47A4 002C16E4 2C 1F 00 28 */ cmpwi r31, 0x28
|
|
/* 802C47A8 002C16E8 40 80 00 10 */ bge lbl_802C47B8
|
|
/* 802C47AC 002C16EC 2C 1F 00 20 */ cmpwi r31, 0x20
|
|
/* 802C47B0 002C16F0 41 82 00 20 */ beq lbl_802C47D0
|
|
/* 802C47B4 002C16F4 48 00 00 34 */ b lbl_802C47E8
|
|
lbl_802C47B8:
|
|
/* 802C47B8 002C16F8 2C 1F 00 2B */ cmpwi r31, 0x2b
|
|
/* 802C47BC 002C16FC 40 80 00 2C */ bge lbl_802C47E8
|
|
/* 802C47C0 002C1700 80 6D 86 04 */ lwz r3, lbl_80450B84-_SDA_BASE_(r13)
|
|
/* 802C47C4 002C1704 38 80 00 02 */ li r4, 2
|
|
/* 802C47C8 002C1708 4B FF 00 7D */ bl Z2SeqMgr_NS_setBattleSeqState
|
|
/* 802C47CC 002C170C 48 00 00 1C */ b lbl_802C47E8
|
|
lbl_802C47D0:
|
|
/* 802C47D0 002C1710 3C 1E FF FC */ addis r0, r30, 0xfffc
|
|
/* 802C47D4 002C1714 28 00 00 01 */ cmplwi r0, 1
|
|
/* 802C47D8 002C1718 40 82 00 10 */ bne lbl_802C47E8
|
|
/* 802C47DC 002C171C 80 6D 86 04 */ lwz r3, lbl_80450B84-_SDA_BASE_(r13)
|
|
/* 802C47E0 002C1720 38 80 00 14 */ li r4, 0x14
|
|
/* 802C47E4 002C1724 4B FF 03 19 */ bl Z2SeqMgr_NS_setBattleLastHit
|
|
lbl_802C47E8:
|
|
/* 802C47E8 002C1728 38 7D 00 08 */ addi r3, r29, 8
|
|
/* 802C47EC 002C172C 7F C4 F3 78 */ mr r4, r30
|
|
/* 802C47F0 002C1730 7F E5 FB 78 */ mr r5, r31
|
|
/* 802C47F4 002C1734 38 C0 00 00 */ li r6, 0
|
|
/* 802C47F8 002C1738 4B FF 9C AD */ bl Z2SoundObjBase_NS_startCollisionSE
|
|
/* 802C47FC 002C173C 39 61 00 20 */ addi r11, r1, 0x20
|
|
/* 802C4800 002C1740 48 09 DA 29 */ bl _restgpr_29
|
|
/* 802C4804 002C1744 80 01 00 24 */ lwz r0, 0x24(r1)
|
|
/* 802C4808 002C1748 7C 08 03 A6 */ mtlr r0
|
|
/* 802C480C 002C174C 38 21 00 20 */ addi r1, r1, 0x20
|
|
/* 802C4810 002C1750 4E 80 00 20 */ blr
|