mirror of https://github.com/zeldaret/tp.git
41 lines
1.9 KiB
ArmAsm
41 lines
1.9 KiB
ArmAsm
/* 802CE9E4 002CB924 94 21 FF E0 */ stwu r1, -0x20(r1)
|
|
/* 802CE9E8 002CB928 7C 08 02 A6 */ mflr r0
|
|
/* 802CE9EC 002CB92C 90 01 00 24 */ stw r0, 0x24(r1)
|
|
/* 802CE9F0 002CB930 39 61 00 20 */ addi r11, r1, 0x20
|
|
/* 802CE9F4 002CB934 48 09 37 E5 */ bl _savegpr_28
|
|
/* 802CE9F8 002CB938 7C 7C 1B 78 */ mr r28, r3
|
|
/* 802CE9FC 002CB93C 7C 9D 23 78 */ mr r29, r4
|
|
/* 802CEA00 002CB940 7C BE 2B 78 */ mr r30, r5
|
|
/* 802CEA04 002CB944 3B E0 00 00 */ li r31, 0
|
|
/* 802CEA08 002CB948 80 83 00 5C */ lwz r4, 0x5c(r3)
|
|
/* 802CEA0C 002CB94C 48 00 00 4C */ b lbl_802CEA58
|
|
lbl_802CEA10:
|
|
/* 802CEA10 002CB950 80 64 00 00 */ lwz r3, 0(r4)
|
|
/* 802CEA14 002CB954 7C 1D 18 40 */ cmplw r29, r3
|
|
/* 802CEA18 002CB958 41 81 00 38 */ bgt lbl_802CEA50
|
|
/* 802CEA1C 002CB95C 7C 03 F0 40 */ cmplw r3, r30
|
|
/* 802CEA20 002CB960 40 80 00 30 */ bge lbl_802CEA50
|
|
/* 802CEA24 002CB964 38 80 FF FF */ li r4, -1
|
|
/* 802CEA28 002CB968 81 83 00 00 */ lwz r12, 0(r3)
|
|
/* 802CEA2C 002CB96C 81 8C 00 08 */ lwz r12, 8(r12)
|
|
/* 802CEA30 002CB970 7D 89 03 A6 */ mtctr r12
|
|
/* 802CEA34 002CB974 4E 80 04 21 */ bctrl
|
|
/* 802CEA38 002CB978 28 1F 00 00 */ cmplwi r31, 0
|
|
/* 802CEA3C 002CB97C 40 82 00 0C */ bne lbl_802CEA48
|
|
/* 802CEA40 002CB980 80 9C 00 5C */ lwz r4, 0x5c(r28)
|
|
/* 802CEA44 002CB984 48 00 00 14 */ b lbl_802CEA58
|
|
lbl_802CEA48:
|
|
/* 802CEA48 002CB988 80 9F 00 0C */ lwz r4, 0xc(r31)
|
|
/* 802CEA4C 002CB98C 48 00 00 0C */ b lbl_802CEA58
|
|
lbl_802CEA50:
|
|
/* 802CEA50 002CB990 7C 9F 23 78 */ mr r31, r4
|
|
/* 802CEA54 002CB994 80 84 00 0C */ lwz r4, 0xc(r4)
|
|
lbl_802CEA58:
|
|
/* 802CEA58 002CB998 28 04 00 00 */ cmplwi r4, 0
|
|
/* 802CEA5C 002CB99C 40 82 FF B4 */ bne lbl_802CEA10
|
|
/* 802CEA60 002CB9A0 39 61 00 20 */ addi r11, r1, 0x20
|
|
/* 802CEA64 002CB9A4 48 09 37 C1 */ bl _restgpr_28
|
|
/* 802CEA68 002CB9A8 80 01 00 24 */ lwz r0, 0x24(r1)
|
|
/* 802CEA6C 002CB9AC 7C 08 03 A6 */ mtlr r0
|
|
/* 802CEA70 002CB9B0 38 21 00 20 */ addi r1, r1, 0x20
|
|
/* 802CEA74 002CB9B4 4E 80 00 20 */ blr
|