mirror of https://github.com/zeldaret/tp.git
88 lines
3.8 KiB
ArmAsm
88 lines
3.8 KiB
ArmAsm
.include "macros.inc"
|
|
|
|
.section .text, "ax" # 802dc520
|
|
|
|
|
|
.global JSUMemoryInputStream_NS_setBuffer
|
|
JSUMemoryInputStream_NS_setBuffer:
|
|
/* 802DC520 002D9460 90 83 00 08 */ stw r4, 8(r3)
|
|
/* 802DC524 002D9464 90 A3 00 0C */ stw r5, 0xc(r3)
|
|
/* 802DC528 002D9468 38 00 00 00 */ li r0, 0
|
|
/* 802DC52C 002D946C 90 03 00 10 */ stw r0, 0x10(r3)
|
|
/* 802DC530 002D9470 4E 80 00 20 */ blr
|
|
/* 802DC534 002D9474 94 21 FF F0 */ stwu r1, -0x10(r1)
|
|
/* 802DC538 002D9478 7C 08 02 A6 */ mflr r0
|
|
/* 802DC53C 002D947C 90 01 00 14 */ stw r0, 0x14(r1)
|
|
/* 802DC540 002D9480 93 E1 00 0C */ stw r31, 0xc(r1)
|
|
/* 802DC544 002D9484 93 C1 00 08 */ stw r30, 8(r1)
|
|
/* 802DC548 002D9488 7C 7E 1B 78 */ mr r30, r3
|
|
/* 802DC54C 002D948C 7C BF 2B 78 */ mr r31, r5
|
|
/* 802DC550 002D9490 80 A3 00 10 */ lwz r5, 0x10(r3)
|
|
/* 802DC554 002D9494 7C 05 FA 14 */ add r0, r5, r31
|
|
/* 802DC558 002D9498 80 63 00 0C */ lwz r3, 0xc(r3)
|
|
/* 802DC55C 002D949C 7C 00 18 00 */ cmpw r0, r3
|
|
/* 802DC560 002D94A0 40 81 00 08 */ ble lbl_802DC568
|
|
/* 802DC564 002D94A4 7F E5 18 50 */ subf r31, r5, r3
|
|
lbl_802DC568:
|
|
/* 802DC568 002D94A8 2C 1F 00 00 */ cmpwi r31, 0
|
|
/* 802DC56C 002D94AC 40 81 00 24 */ ble lbl_802DC590
|
|
/* 802DC570 002D94B0 7C 83 23 78 */ mr r3, r4
|
|
/* 802DC574 002D94B4 80 1E 00 08 */ lwz r0, 8(r30)
|
|
/* 802DC578 002D94B8 7C 80 2A 14 */ add r4, r0, r5
|
|
/* 802DC57C 002D94BC 7F E5 FB 78 */ mr r5, r31
|
|
/* 802DC580 002D94C0 4B D2 6F C1 */ bl memcpy
|
|
/* 802DC584 002D94C4 80 1E 00 10 */ lwz r0, 0x10(r30)
|
|
/* 802DC588 002D94C8 7C 00 FA 14 */ add r0, r0, r31
|
|
/* 802DC58C 002D94CC 90 1E 00 10 */ stw r0, 0x10(r30)
|
|
lbl_802DC590:
|
|
/* 802DC590 002D94D0 7F E3 FB 78 */ mr r3, r31
|
|
/* 802DC594 002D94D4 83 E1 00 0C */ lwz r31, 0xc(r1)
|
|
/* 802DC598 002D94D8 83 C1 00 08 */ lwz r30, 8(r1)
|
|
/* 802DC59C 002D94DC 80 01 00 14 */ lwz r0, 0x14(r1)
|
|
/* 802DC5A0 002D94E0 7C 08 03 A6 */ mtlr r0
|
|
/* 802DC5A4 002D94E4 38 21 00 10 */ addi r1, r1, 0x10
|
|
/* 802DC5A8 002D94E8 4E 80 00 20 */ blr
|
|
/* 802DC5AC 002D94EC 80 C3 00 10 */ lwz r6, 0x10(r3)
|
|
/* 802DC5B0 002D94F0 2C 05 00 01 */ cmpwi r5, 1
|
|
/* 802DC5B4 002D94F4 41 82 00 38 */ beq lbl_802DC5EC
|
|
/* 802DC5B8 002D94F8 40 80 00 10 */ bge lbl_802DC5C8
|
|
/* 802DC5BC 002D94FC 2C 05 00 00 */ cmpwi r5, 0
|
|
/* 802DC5C0 002D9500 40 80 00 14 */ bge lbl_802DC5D4
|
|
/* 802DC5C4 002D9504 48 00 00 30 */ b lbl_802DC5F4
|
|
lbl_802DC5C8:
|
|
/* 802DC5C8 002D9508 2C 05 00 03 */ cmpwi r5, 3
|
|
/* 802DC5CC 002D950C 40 80 00 28 */ bge lbl_802DC5F4
|
|
/* 802DC5D0 002D9510 48 00 00 0C */ b lbl_802DC5DC
|
|
lbl_802DC5D4:
|
|
/* 802DC5D4 002D9514 90 83 00 10 */ stw r4, 0x10(r3)
|
|
/* 802DC5D8 002D9518 48 00 00 1C */ b lbl_802DC5F4
|
|
lbl_802DC5DC:
|
|
/* 802DC5DC 002D951C 80 03 00 0C */ lwz r0, 0xc(r3)
|
|
/* 802DC5E0 002D9520 7C 04 00 50 */ subf r0, r4, r0
|
|
/* 802DC5E4 002D9524 90 03 00 10 */ stw r0, 0x10(r3)
|
|
/* 802DC5E8 002D9528 48 00 00 0C */ b lbl_802DC5F4
|
|
lbl_802DC5EC:
|
|
/* 802DC5EC 002D952C 7C 06 22 14 */ add r0, r6, r4
|
|
/* 802DC5F0 002D9530 90 03 00 10 */ stw r0, 0x10(r3)
|
|
lbl_802DC5F4:
|
|
/* 802DC5F4 002D9534 80 03 00 10 */ lwz r0, 0x10(r3)
|
|
/* 802DC5F8 002D9538 2C 00 00 00 */ cmpwi r0, 0
|
|
/* 802DC5FC 002D953C 40 80 00 0C */ bge lbl_802DC608
|
|
/* 802DC600 002D9540 38 00 00 00 */ li r0, 0
|
|
/* 802DC604 002D9544 90 03 00 10 */ stw r0, 0x10(r3)
|
|
lbl_802DC608:
|
|
/* 802DC608 002D9548 80 03 00 10 */ lwz r0, 0x10(r3)
|
|
/* 802DC60C 002D954C 80 83 00 0C */ lwz r4, 0xc(r3)
|
|
/* 802DC610 002D9550 7C 00 20 00 */ cmpw r0, r4
|
|
/* 802DC614 002D9554 40 81 00 08 */ ble lbl_802DC61C
|
|
/* 802DC618 002D9558 90 83 00 10 */ stw r4, 0x10(r3)
|
|
lbl_802DC61C:
|
|
/* 802DC61C 002D955C 80 03 00 10 */ lwz r0, 0x10(r3)
|
|
/* 802DC620 002D9560 7C 66 00 50 */ subf r3, r6, r0
|
|
/* 802DC624 002D9564 4E 80 00 20 */ blr
|
|
/* 802DC628 002D9568 80 63 00 0C */ lwz r3, 0xc(r3)
|
|
/* 802DC62C 002D956C 4E 80 00 20 */ blr
|
|
/* 802DC630 002D9570 80 63 00 10 */ lwz r3, 0x10(r3)
|
|
/* 802DC634 002D9574 4E 80 00 20 */ blr
|
|
|