mirror of https://github.com/zeldaret/tp.git
				
				
				
			
		
			
				
	
	
		
			120 lines
		
	
	
		
			5.0 KiB
		
	
	
	
		
			ArmAsm
		
	
	
	
			
		
		
	
	
			120 lines
		
	
	
		
			5.0 KiB
		
	
	
	
		
			ArmAsm
		
	
	
	
| lbl_802D9360:
 | |
| /* 802D9360  94 21 FF A0 */	stwu r1, -0x60(r1)
 | |
| /* 802D9364  7C 08 02 A6 */	mflr r0
 | |
| /* 802D9368  90 01 00 64 */	stw r0, 0x64(r1)
 | |
| /* 802D936C  39 61 00 60 */	addi r11, r1, 0x60
 | |
| /* 802D9370  48 08 8E 6D */	bl _savegpr_29
 | |
| /* 802D9374  7C 7E 1B 78 */	mr r30, r3
 | |
| /* 802D9378  7C 9D 23 78 */	mr r29, r4
 | |
| /* 802D937C  80 03 00 50 */	lwz r0, 0x50(r3)
 | |
| /* 802D9380  28 00 00 00 */	cmplwi r0, 0
 | |
| /* 802D9384  40 82 00 18 */	bne lbl_802D939C
 | |
| /* 802D9388  81 83 00 00 */	lwz r12, 0(r3)
 | |
| /* 802D938C  81 8C 00 30 */	lwz r12, 0x30(r12)
 | |
| /* 802D9390  7D 89 03 A6 */	mtctr r12
 | |
| /* 802D9394  4E 80 04 21 */	bctrl 
 | |
| /* 802D9398  48 00 01 68 */	b lbl_802D9500
 | |
| lbl_802D939C:
 | |
| /* 802D939C  4B FF D3 99 */	bl findPtrResource__10JKRArchiveCFPCv
 | |
| /* 802D93A0  7C 7F 1B 79 */	or. r31, r3, r3
 | |
| /* 802D93A4  40 82 00 0C */	bne lbl_802D93B0
 | |
| /* 802D93A8  38 60 FF FF */	li r3, -1
 | |
| /* 802D93AC  48 00 01 54 */	b lbl_802D9500
 | |
| lbl_802D93B0:
 | |
| /* 802D93B0  80 1F 00 04 */	lwz r0, 4(r31)
 | |
| /* 802D93B4  54 03 46 3E */	srwi r3, r0, 0x18
 | |
| /* 802D93B8  54 00 47 7B */	rlwinm. r0, r0, 8, 0x1d, 0x1d
 | |
| /* 802D93BC  40 82 00 20 */	bne lbl_802D93DC
 | |
| /* 802D93C0  7F C3 F3 78 */	mr r3, r30
 | |
| /* 802D93C4  7F A4 EB 78 */	mr r4, r29
 | |
| /* 802D93C8  81 9E 00 00 */	lwz r12, 0(r30)
 | |
| /* 802D93CC  81 8C 00 30 */	lwz r12, 0x30(r12)
 | |
| /* 802D93D0  7D 89 03 A6 */	mtctr r12
 | |
| /* 802D93D4  4E 80 04 21 */	bctrl 
 | |
| /* 802D93D8  48 00 01 28 */	b lbl_802D9500
 | |
| lbl_802D93DC:
 | |
| /* 802D93DC  54 60 06 F7 */	rlwinm. r0, r3, 0, 0x1b, 0x1b
 | |
| /* 802D93E0  41 82 00 28 */	beq lbl_802D9408
 | |
| /* 802D93E4  88 BD 00 07 */	lbz r5, 7(r29)
 | |
| /* 802D93E8  88 9D 00 06 */	lbz r4, 6(r29)
 | |
| /* 802D93EC  88 7D 00 04 */	lbz r3, 4(r29)
 | |
| /* 802D93F0  88 1D 00 05 */	lbz r0, 5(r29)
 | |
| /* 802D93F4  54 00 80 1E */	slwi r0, r0, 0x10
 | |
| /* 802D93F8  50 60 C0 0E */	rlwimi r0, r3, 0x18, 0, 7
 | |
| /* 802D93FC  50 80 44 2E */	rlwimi r0, r4, 8, 0x10, 0x17
 | |
| /* 802D9400  7C A3 03 78 */	or r3, r5, r0
 | |
| /* 802D9404  48 00 00 FC */	b lbl_802D9500
 | |
| lbl_802D9408:
 | |
| /* 802D9408  38 01 00 2F */	addi r0, r1, 0x2f
 | |
| /* 802D940C  54 1D 00 34 */	rlwinm r29, r0, 0, 0, 0x1a
 | |
| /* 802D9410  54 60 06 B5 */	rlwinm. r0, r3, 0, 0x1a, 0x1a
 | |
| /* 802D9414  41 82 00 44 */	beq lbl_802D9458
 | |
| /* 802D9418  80 7E 00 68 */	lwz r3, 0x68(r30)
 | |
| /* 802D941C  80 63 00 14 */	lwz r3, 0x14(r3)
 | |
| /* 802D9420  80 1F 00 08 */	lwz r0, 8(r31)
 | |
| /* 802D9424  7C 60 1A 14 */	add r3, r0, r3
 | |
| /* 802D9428  7F A4 EB 78 */	mr r4, r29
 | |
| /* 802D942C  38 A0 00 20 */	li r5, 0x20
 | |
| /* 802D9430  38 C0 00 00 */	li r6, 0
 | |
| /* 802D9434  38 E0 00 00 */	li r7, 0
 | |
| /* 802D9438  39 00 00 00 */	li r8, 0
 | |
| /* 802D943C  39 20 FF FF */	li r9, -1
 | |
| /* 802D9440  39 40 00 00 */	li r10, 0
 | |
| /* 802D9444  4B FF 91 71 */	bl aramToMainRam__7JKRAramFUlPUcUl15JKRExpandSwitchUlP7JKRHeapiPUl
 | |
| /* 802D9448  7F A3 EB 78 */	mr r3, r29
 | |
| /* 802D944C  38 80 00 20 */	li r4, 0x20
 | |
| /* 802D9450  48 06 21 31 */	bl DCInvalidateRange
 | |
| /* 802D9454  48 00 00 6C */	b lbl_802D94C0
 | |
| lbl_802D9458:
 | |
| /* 802D9458  54 60 06 73 */	rlwinm. r0, r3, 0, 0x19, 0x19
 | |
| /* 802D945C  41 82 00 48 */	beq lbl_802D94A4
 | |
| /* 802D9460  38 00 00 00 */	li r0, 0
 | |
| /* 802D9464  90 01 00 08 */	stw r0, 8(r1)
 | |
| /* 802D9468  80 7E 00 40 */	lwz r3, 0x40(r30)
 | |
| /* 802D946C  7F A4 EB 78 */	mr r4, r29
 | |
| /* 802D9470  38 A0 00 02 */	li r5, 2
 | |
| /* 802D9474  38 C0 00 20 */	li r6, 0x20
 | |
| /* 802D9478  38 E0 00 00 */	li r7, 0
 | |
| /* 802D947C  39 00 00 01 */	li r8, 1
 | |
| /* 802D9480  81 3E 00 6C */	lwz r9, 0x6c(r30)
 | |
| /* 802D9484  80 1F 00 08 */	lwz r0, 8(r31)
 | |
| /* 802D9488  7D 29 02 14 */	add r9, r9, r0
 | |
| /* 802D948C  39 40 00 00 */	li r10, 0
 | |
| /* 802D9490  48 00 07 C5 */	bl loadToMainRAM__12JKRDvdRipperFlPUc15JKRExpandSwitchUlP7JKRHeapQ212JKRDvdRipper15EAllocDirectionUlPiPUl
 | |
| /* 802D9494  7F A3 EB 78 */	mr r3, r29
 | |
| /* 802D9498  38 80 00 20 */	li r4, 0x20
 | |
| /* 802D949C  48 06 20 E5 */	bl DCInvalidateRange
 | |
| /* 802D94A0  48 00 00 20 */	b lbl_802D94C0
 | |
| lbl_802D94A4:
 | |
| /* 802D94A4  3C 60 80 3A */	lis r3, JKRCompArchive__stringBase0@ha /* 0x8039D220@ha */
 | |
| /* 802D94A8  38 63 D2 20 */	addi r3, r3, JKRCompArchive__stringBase0@l /* 0x8039D220@l */
 | |
| /* 802D94AC  38 80 03 AF */	li r4, 0x3af
 | |
| /* 802D94B0  38 A3 00 13 */	addi r5, r3, 0x13
 | |
| /* 802D94B4  38 C3 00 27 */	addi r6, r3, 0x27
 | |
| /* 802D94B8  4C C6 31 82 */	crclr 6
 | |
| /* 802D94BC  48 00 8D 41 */	bl panic_f__12JUTExceptionFPCciPCce
 | |
| lbl_802D94C0:
 | |
| /* 802D94C0  88 BD 00 07 */	lbz r5, 7(r29)
 | |
| /* 802D94C4  88 9D 00 06 */	lbz r4, 6(r29)
 | |
| /* 802D94C8  88 7D 00 04 */	lbz r3, 4(r29)
 | |
| /* 802D94CC  88 1D 00 05 */	lbz r0, 5(r29)
 | |
| /* 802D94D0  54 00 80 1E */	slwi r0, r0, 0x10
 | |
| /* 802D94D4  50 60 C0 0E */	rlwimi r0, r3, 0x18, 0, 7
 | |
| /* 802D94D8  50 80 44 2E */	rlwimi r0, r4, 8, 0x10, 0x17
 | |
| /* 802D94DC  7C BD 03 78 */	or r29, r5, r0
 | |
| /* 802D94E0  7F C3 F3 78 */	mr r3, r30
 | |
| /* 802D94E4  7F E4 FB 78 */	mr r4, r31
 | |
| /* 802D94E8  7F A5 EB 78 */	mr r5, r29
 | |
| /* 802D94EC  81 9E 00 00 */	lwz r12, 0(r30)
 | |
| /* 802D94F0  81 8C 00 48 */	lwz r12, 0x48(r12)
 | |
| /* 802D94F4  7D 89 03 A6 */	mtctr r12
 | |
| /* 802D94F8  4E 80 04 21 */	bctrl 
 | |
| /* 802D94FC  7F A3 EB 78 */	mr r3, r29
 | |
| lbl_802D9500:
 | |
| /* 802D9500  39 61 00 60 */	addi r11, r1, 0x60
 | |
| /* 802D9504  48 08 8D 25 */	bl _restgpr_29
 | |
| /* 802D9508  80 01 00 64 */	lwz r0, 0x64(r1)
 | |
| /* 802D950C  7C 08 03 A6 */	mtlr r0
 | |
| /* 802D9510  38 21 00 60 */	addi r1, r1, 0x60
 | |
| /* 802D9514  4E 80 00 20 */	blr 
 |