mirror of https://github.com/zeldaret/tp.git
338 lines
16 KiB
ArmAsm
338 lines
16 KiB
ArmAsm
.include "macros.inc"
|
|
|
|
.section .text, "ax" # 803525d0
|
|
|
|
|
|
.global __DSP_exec_task
|
|
__DSP_exec_task:
|
|
/* 803525D0 0034F510 7C 08 02 A6 */ mflr r0
|
|
/* 803525D4 0034F514 90 01 00 04 */ stw r0, 4(r1)
|
|
/* 803525D8 0034F518 94 21 FF E8 */ stwu r1, -0x18(r1)
|
|
/* 803525DC 0034F51C 93 E1 00 14 */ stw r31, 0x14(r1)
|
|
/* 803525E0 0034F520 3B E4 00 00 */ addi r31, r4, 0
|
|
/* 803525E4 0034F524 93 C1 00 10 */ stw r30, 0x10(r1)
|
|
/* 803525E8 0034F528 7C 7E 1B 79 */ or. r30, r3, r3
|
|
/* 803525EC 0034F52C 41 82 00 44 */ beq lbl_80352630
|
|
/* 803525F0 0034F530 80 7E 00 18 */ lwz r3, 0x18(r30)
|
|
/* 803525F4 0034F534 4B FF FE 75 */ bl DSPSendMailToDSP
|
|
lbl_803525F8:
|
|
/* 803525F8 0034F538 4B FF FE 39 */ bl DSPCheckMailToDSP
|
|
/* 803525FC 0034F53C 28 03 00 00 */ cmplwi r3, 0
|
|
/* 80352600 0034F540 40 82 FF F8 */ bne lbl_803525F8
|
|
/* 80352604 0034F544 80 7E 00 1C */ lwz r3, 0x1c(r30)
|
|
/* 80352608 0034F548 4B FF FE 61 */ bl DSPSendMailToDSP
|
|
lbl_8035260C:
|
|
/* 8035260C 0034F54C 4B FF FE 25 */ bl DSPCheckMailToDSP
|
|
/* 80352610 0034F550 28 03 00 00 */ cmplwi r3, 0
|
|
/* 80352614 0034F554 40 82 FF F8 */ bne lbl_8035260C
|
|
/* 80352618 0034F558 80 7E 00 20 */ lwz r3, 0x20(r30)
|
|
/* 8035261C 0034F55C 4B FF FE 4D */ bl DSPSendMailToDSP
|
|
lbl_80352620:
|
|
/* 80352620 0034F560 4B FF FE 11 */ bl DSPCheckMailToDSP
|
|
/* 80352624 0034F564 28 03 00 00 */ cmplwi r3, 0
|
|
/* 80352628 0034F568 40 82 FF F8 */ bne lbl_80352620
|
|
/* 8035262C 0034F56C 48 00 00 40 */ b lbl_8035266C
|
|
lbl_80352630:
|
|
/* 80352630 0034F570 38 60 00 00 */ li r3, 0
|
|
/* 80352634 0034F574 4B FF FE 35 */ bl DSPSendMailToDSP
|
|
lbl_80352638:
|
|
/* 80352638 0034F578 4B FF FD F9 */ bl DSPCheckMailToDSP
|
|
/* 8035263C 0034F57C 28 03 00 00 */ cmplwi r3, 0
|
|
/* 80352640 0034F580 40 82 FF F8 */ bne lbl_80352638
|
|
/* 80352644 0034F584 38 60 00 00 */ li r3, 0
|
|
/* 80352648 0034F588 4B FF FE 21 */ bl DSPSendMailToDSP
|
|
lbl_8035264C:
|
|
/* 8035264C 0034F58C 4B FF FD E5 */ bl DSPCheckMailToDSP
|
|
/* 80352650 0034F590 28 03 00 00 */ cmplwi r3, 0
|
|
/* 80352654 0034F594 40 82 FF F8 */ bne lbl_8035264C
|
|
/* 80352658 0034F598 38 60 00 00 */ li r3, 0
|
|
/* 8035265C 0034F59C 4B FF FE 0D */ bl DSPSendMailToDSP
|
|
lbl_80352660:
|
|
/* 80352660 0034F5A0 4B FF FD D1 */ bl DSPCheckMailToDSP
|
|
/* 80352664 0034F5A4 28 03 00 00 */ cmplwi r3, 0
|
|
/* 80352668 0034F5A8 40 82 FF F8 */ bne lbl_80352660
|
|
lbl_8035266C:
|
|
/* 8035266C 0034F5AC 80 7F 00 0C */ lwz r3, 0xc(r31)
|
|
/* 80352670 0034F5B0 4B FF FD F9 */ bl DSPSendMailToDSP
|
|
lbl_80352674:
|
|
/* 80352674 0034F5B4 4B FF FD BD */ bl DSPCheckMailToDSP
|
|
/* 80352678 0034F5B8 28 03 00 00 */ cmplwi r3, 0
|
|
/* 8035267C 0034F5BC 40 82 FF F8 */ bne lbl_80352674
|
|
/* 80352680 0034F5C0 80 7F 00 10 */ lwz r3, 0x10(r31)
|
|
/* 80352684 0034F5C4 4B FF FD E5 */ bl DSPSendMailToDSP
|
|
lbl_80352688:
|
|
/* 80352688 0034F5C8 4B FF FD A9 */ bl DSPCheckMailToDSP
|
|
/* 8035268C 0034F5CC 28 03 00 00 */ cmplwi r3, 0
|
|
/* 80352690 0034F5D0 40 82 FF F8 */ bne lbl_80352688
|
|
/* 80352694 0034F5D4 80 7F 00 14 */ lwz r3, 0x14(r31)
|
|
/* 80352698 0034F5D8 4B FF FD D1 */ bl DSPSendMailToDSP
|
|
lbl_8035269C:
|
|
/* 8035269C 0034F5DC 4B FF FD 95 */ bl DSPCheckMailToDSP
|
|
/* 803526A0 0034F5E0 28 03 00 00 */ cmplwi r3, 0
|
|
/* 803526A4 0034F5E4 40 82 FF F8 */ bne lbl_8035269C
|
|
/* 803526A8 0034F5E8 80 1F 00 00 */ lwz r0, 0(r31)
|
|
/* 803526AC 0034F5EC 28 00 00 00 */ cmplwi r0, 0
|
|
/* 803526B0 0034F5F0 40 82 00 58 */ bne lbl_80352708
|
|
/* 803526B4 0034F5F4 A0 7F 00 24 */ lhz r3, 0x24(r31)
|
|
/* 803526B8 0034F5F8 4B FF FD B1 */ bl DSPSendMailToDSP
|
|
lbl_803526BC:
|
|
/* 803526BC 0034F5FC 4B FF FD 75 */ bl DSPCheckMailToDSP
|
|
/* 803526C0 0034F600 28 03 00 00 */ cmplwi r3, 0
|
|
/* 803526C4 0034F604 40 82 FF F8 */ bne lbl_803526BC
|
|
/* 803526C8 0034F608 38 60 00 00 */ li r3, 0
|
|
/* 803526CC 0034F60C 4B FF FD 9D */ bl DSPSendMailToDSP
|
|
lbl_803526D0:
|
|
/* 803526D0 0034F610 4B FF FD 61 */ bl DSPCheckMailToDSP
|
|
/* 803526D4 0034F614 28 03 00 00 */ cmplwi r3, 0
|
|
/* 803526D8 0034F618 40 82 FF F8 */ bne lbl_803526D0
|
|
/* 803526DC 0034F61C 38 60 00 00 */ li r3, 0
|
|
/* 803526E0 0034F620 4B FF FD 89 */ bl DSPSendMailToDSP
|
|
lbl_803526E4:
|
|
/* 803526E4 0034F624 4B FF FD 4D */ bl DSPCheckMailToDSP
|
|
/* 803526E8 0034F628 28 03 00 00 */ cmplwi r3, 0
|
|
/* 803526EC 0034F62C 40 82 FF F8 */ bne lbl_803526E4
|
|
/* 803526F0 0034F630 38 60 00 00 */ li r3, 0
|
|
/* 803526F4 0034F634 4B FF FD 75 */ bl DSPSendMailToDSP
|
|
lbl_803526F8:
|
|
/* 803526F8 0034F638 4B FF FD 39 */ bl DSPCheckMailToDSP
|
|
/* 803526FC 0034F63C 28 03 00 00 */ cmplwi r3, 0
|
|
/* 80352700 0034F640 40 82 FF F8 */ bne lbl_803526F8
|
|
/* 80352704 0034F644 48 00 00 54 */ b lbl_80352758
|
|
lbl_80352708:
|
|
/* 80352708 0034F648 A0 7F 00 26 */ lhz r3, 0x26(r31)
|
|
/* 8035270C 0034F64C 4B FF FD 5D */ bl DSPSendMailToDSP
|
|
lbl_80352710:
|
|
/* 80352710 0034F650 4B FF FD 21 */ bl DSPCheckMailToDSP
|
|
/* 80352714 0034F654 28 03 00 00 */ cmplwi r3, 0
|
|
/* 80352718 0034F658 40 82 FF F8 */ bne lbl_80352710
|
|
/* 8035271C 0034F65C 80 7F 00 18 */ lwz r3, 0x18(r31)
|
|
/* 80352720 0034F660 4B FF FD 49 */ bl DSPSendMailToDSP
|
|
lbl_80352724:
|
|
/* 80352724 0034F664 4B FF FD 0D */ bl DSPCheckMailToDSP
|
|
/* 80352728 0034F668 28 03 00 00 */ cmplwi r3, 0
|
|
/* 8035272C 0034F66C 40 82 FF F8 */ bne lbl_80352724
|
|
/* 80352730 0034F670 80 7F 00 1C */ lwz r3, 0x1c(r31)
|
|
/* 80352734 0034F674 4B FF FD 35 */ bl DSPSendMailToDSP
|
|
lbl_80352738:
|
|
/* 80352738 0034F678 4B FF FC F9 */ bl DSPCheckMailToDSP
|
|
/* 8035273C 0034F67C 28 03 00 00 */ cmplwi r3, 0
|
|
/* 80352740 0034F680 40 82 FF F8 */ bne lbl_80352738
|
|
/* 80352744 0034F684 80 7F 00 20 */ lwz r3, 0x20(r31)
|
|
/* 80352748 0034F688 4B FF FD 21 */ bl DSPSendMailToDSP
|
|
lbl_8035274C:
|
|
/* 8035274C 0034F68C 4B FF FC E5 */ bl DSPCheckMailToDSP
|
|
/* 80352750 0034F690 28 03 00 00 */ cmplwi r3, 0
|
|
/* 80352754 0034F694 40 82 FF F8 */ bne lbl_8035274C
|
|
lbl_80352758:
|
|
/* 80352758 0034F698 80 01 00 1C */ lwz r0, 0x1c(r1)
|
|
/* 8035275C 0034F69C 83 E1 00 14 */ lwz r31, 0x14(r1)
|
|
/* 80352760 0034F6A0 83 C1 00 10 */ lwz r30, 0x10(r1)
|
|
/* 80352764 0034F6A4 38 21 00 18 */ addi r1, r1, 0x18
|
|
/* 80352768 0034F6A8 7C 08 03 A6 */ mtlr r0
|
|
/* 8035276C 0034F6AC 4E 80 00 20 */ blr
|
|
|
|
.global __DSP_boot_task
|
|
__DSP_boot_task:
|
|
/* 80352770 0034F6B0 7C 08 02 A6 */ mflr r0
|
|
/* 80352774 0034F6B4 3C 80 80 3D */ lis r4, lbl_803D1CF8@ha
|
|
/* 80352778 0034F6B8 90 01 00 04 */ stw r0, 4(r1)
|
|
/* 8035277C 0034F6BC 94 21 FF E8 */ stwu r1, -0x18(r1)
|
|
/* 80352780 0034F6C0 93 E1 00 14 */ stw r31, 0x14(r1)
|
|
/* 80352784 0034F6C4 3B E4 1C F8 */ addi r31, r4, lbl_803D1CF8@l
|
|
/* 80352788 0034F6C8 93 C1 00 10 */ stw r30, 0x10(r1)
|
|
/* 8035278C 0034F6CC 3B C3 00 00 */ addi r30, r3, 0
|
|
lbl_80352790:
|
|
/* 80352790 0034F6D0 4B FF FC B1 */ bl DSPCheckMailFromDSP
|
|
/* 80352794 0034F6D4 28 03 00 00 */ cmplwi r3, 0
|
|
/* 80352798 0034F6D8 41 82 FF F8 */ beq lbl_80352790
|
|
/* 8035279C 0034F6DC 4B FF FC B5 */ bl DSPReadMailFromDSP
|
|
/* 803527A0 0034F6E0 90 61 00 0C */ stw r3, 0xc(r1)
|
|
/* 803527A4 0034F6E4 3C 60 80 F4 */ lis r3, 0x80F3A001@ha
|
|
/* 803527A8 0034F6E8 38 63 A0 01 */ addi r3, r3, 0x80F3A001@l
|
|
/* 803527AC 0034F6EC 4B FF FC BD */ bl DSPSendMailToDSP
|
|
lbl_803527B0:
|
|
/* 803527B0 0034F6F0 4B FF FC 81 */ bl DSPCheckMailToDSP
|
|
/* 803527B4 0034F6F4 28 03 00 00 */ cmplwi r3, 0
|
|
/* 803527B8 0034F6F8 40 82 FF F8 */ bne lbl_803527B0
|
|
/* 803527BC 0034F6FC 80 7E 00 0C */ lwz r3, 0xc(r30)
|
|
/* 803527C0 0034F700 4B FF FC A9 */ bl DSPSendMailToDSP
|
|
lbl_803527C4:
|
|
/* 803527C4 0034F704 4B FF FC 6D */ bl DSPCheckMailToDSP
|
|
/* 803527C8 0034F708 28 03 00 00 */ cmplwi r3, 0
|
|
/* 803527CC 0034F70C 40 82 FF F8 */ bne lbl_803527C4
|
|
/* 803527D0 0034F710 3C 60 80 F4 */ lis r3, 0x80F3C002@ha
|
|
/* 803527D4 0034F714 38 63 C0 02 */ addi r3, r3, 0x80F3C002@l
|
|
/* 803527D8 0034F718 4B FF FC 91 */ bl DSPSendMailToDSP
|
|
lbl_803527DC:
|
|
/* 803527DC 0034F71C 4B FF FC 55 */ bl DSPCheckMailToDSP
|
|
/* 803527E0 0034F720 28 03 00 00 */ cmplwi r3, 0
|
|
/* 803527E4 0034F724 40 82 FF F8 */ bne lbl_803527DC
|
|
/* 803527E8 0034F728 80 1E 00 14 */ lwz r0, 0x14(r30)
|
|
/* 803527EC 0034F72C 54 03 04 3E */ clrlwi r3, r0, 0x10
|
|
/* 803527F0 0034F730 4B FF FC 79 */ bl DSPSendMailToDSP
|
|
lbl_803527F4:
|
|
/* 803527F4 0034F734 4B FF FC 3D */ bl DSPCheckMailToDSP
|
|
/* 803527F8 0034F738 28 03 00 00 */ cmplwi r3, 0
|
|
/* 803527FC 0034F73C 40 82 FF F8 */ bne lbl_803527F4
|
|
/* 80352800 0034F740 3C 60 80 F4 */ lis r3, 0x80F3A002@ha
|
|
/* 80352804 0034F744 38 63 A0 02 */ addi r3, r3, 0x80F3A002@l
|
|
/* 80352808 0034F748 4B FF FC 61 */ bl DSPSendMailToDSP
|
|
lbl_8035280C:
|
|
/* 8035280C 0034F74C 4B FF FC 25 */ bl DSPCheckMailToDSP
|
|
/* 80352810 0034F750 28 03 00 00 */ cmplwi r3, 0
|
|
/* 80352814 0034F754 40 82 FF F8 */ bne lbl_8035280C
|
|
/* 80352818 0034F758 80 7E 00 10 */ lwz r3, 0x10(r30)
|
|
/* 8035281C 0034F75C 4B FF FC 4D */ bl DSPSendMailToDSP
|
|
lbl_80352820:
|
|
/* 80352820 0034F760 4B FF FC 11 */ bl DSPCheckMailToDSP
|
|
/* 80352824 0034F764 28 03 00 00 */ cmplwi r3, 0
|
|
/* 80352828 0034F768 40 82 FF F8 */ bne lbl_80352820
|
|
/* 8035282C 0034F76C 3C 60 80 F4 */ lis r3, 0x80F3B002@ha
|
|
/* 80352830 0034F770 38 63 B0 02 */ addi r3, r3, 0x80F3B002@l
|
|
/* 80352834 0034F774 4B FF FC 35 */ bl DSPSendMailToDSP
|
|
lbl_80352838:
|
|
/* 80352838 0034F778 4B FF FB F9 */ bl DSPCheckMailToDSP
|
|
/* 8035283C 0034F77C 28 03 00 00 */ cmplwi r3, 0
|
|
/* 80352840 0034F780 40 82 FF F8 */ bne lbl_80352838
|
|
/* 80352844 0034F784 38 60 00 00 */ li r3, 0
|
|
/* 80352848 0034F788 4B FF FC 21 */ bl DSPSendMailToDSP
|
|
lbl_8035284C:
|
|
/* 8035284C 0034F78C 4B FF FB E5 */ bl DSPCheckMailToDSP
|
|
/* 80352850 0034F790 28 03 00 00 */ cmplwi r3, 0
|
|
/* 80352854 0034F794 40 82 FF F8 */ bne lbl_8035284C
|
|
/* 80352858 0034F798 3C 60 80 F4 */ lis r3, 0x80F3D001@ha
|
|
/* 8035285C 0034F79C 38 63 D0 01 */ addi r3, r3, 0x80F3D001@l
|
|
/* 80352860 0034F7A0 4B FF FC 09 */ bl DSPSendMailToDSP
|
|
lbl_80352864:
|
|
/* 80352864 0034F7A4 4B FF FB CD */ bl DSPCheckMailToDSP
|
|
/* 80352868 0034F7A8 28 03 00 00 */ cmplwi r3, 0
|
|
/* 8035286C 0034F7AC 40 82 FF F8 */ bne lbl_80352864
|
|
/* 80352870 0034F7B0 A0 7E 00 24 */ lhz r3, 0x24(r30)
|
|
/* 80352874 0034F7B4 4B FF FB F5 */ bl DSPSendMailToDSP
|
|
lbl_80352878:
|
|
/* 80352878 0034F7B8 4B FF FB B9 */ bl DSPCheckMailToDSP
|
|
/* 8035287C 0034F7BC 28 03 00 00 */ cmplwi r3, 0
|
|
/* 80352880 0034F7C0 40 82 FF F8 */ bne lbl_80352878
|
|
/* 80352884 0034F7C4 38 7F 00 00 */ addi r3, r31, 0
|
|
/* 80352888 0034F7C8 4C C6 31 82 */ crclr 6
|
|
/* 8035288C 0034F7CC 38 9E 00 00 */ addi r4, r30, 0
|
|
/* 80352890 0034F7D0 4B FF FC F1 */ bl __DSP_debug_printf
|
|
/* 80352894 0034F7D4 80 9E 00 0C */ lwz r4, 0xc(r30)
|
|
/* 80352898 0034F7D8 38 7F 00 20 */ addi r3, r31, 0x20
|
|
/* 8035289C 0034F7DC 4C C6 31 82 */ crclr 6
|
|
/* 803528A0 0034F7E0 4B FF FC E1 */ bl __DSP_debug_printf
|
|
/* 803528A4 0034F7E4 80 9E 00 14 */ lwz r4, 0x14(r30)
|
|
/* 803528A8 0034F7E8 38 7F 00 50 */ addi r3, r31, 0x50
|
|
/* 803528AC 0034F7EC 4C C6 31 82 */ crclr 6
|
|
/* 803528B0 0034F7F0 4B FF FC D1 */ bl __DSP_debug_printf
|
|
/* 803528B4 0034F7F4 80 9E 00 10 */ lwz r4, 0x10(r30)
|
|
/* 803528B8 0034F7F8 38 7F 00 80 */ addi r3, r31, 0x80
|
|
/* 803528BC 0034F7FC 4C C6 31 82 */ crclr 6
|
|
/* 803528C0 0034F800 4B FF FC C1 */ bl __DSP_debug_printf
|
|
/* 803528C4 0034F804 80 9E 00 1C */ lwz r4, 0x1c(r30)
|
|
/* 803528C8 0034F808 38 7F 00 B0 */ addi r3, r31, 0xb0
|
|
/* 803528CC 0034F80C 4C C6 31 82 */ crclr 6
|
|
/* 803528D0 0034F810 4B FF FC B1 */ bl __DSP_debug_printf
|
|
/* 803528D4 0034F814 A0 9E 00 24 */ lhz r4, 0x24(r30)
|
|
/* 803528D8 0034F818 38 7F 00 E0 */ addi r3, r31, 0xe0
|
|
/* 803528DC 0034F81C 4C C6 31 82 */ crclr 6
|
|
/* 803528E0 0034F820 4B FF FC A1 */ bl __DSP_debug_printf
|
|
/* 803528E4 0034F824 80 01 00 1C */ lwz r0, 0x1c(r1)
|
|
/* 803528E8 0034F828 83 E1 00 14 */ lwz r31, 0x14(r1)
|
|
/* 803528EC 0034F82C 83 C1 00 10 */ lwz r30, 0x10(r1)
|
|
/* 803528F0 0034F830 38 21 00 18 */ addi r1, r1, 0x18
|
|
/* 803528F4 0034F834 7C 08 03 A6 */ mtlr r0
|
|
/* 803528F8 0034F838 4E 80 00 20 */ blr
|
|
|
|
.global __DSP_insert_task
|
|
__DSP_insert_task:
|
|
/* 803528FC 0034F83C 80 0D 93 90 */ lwz r0, lbl_80451910-_SDA_BASE_(r13)
|
|
/* 80352900 0034F840 28 00 00 00 */ cmplwi r0, 0
|
|
/* 80352904 0034F844 40 82 00 20 */ bne lbl_80352924
|
|
/* 80352908 0034F848 90 6D 93 94 */ stw r3, lbl_80451914-_SDA_BASE_(r13)
|
|
/* 8035290C 0034F84C 38 00 00 00 */ li r0, 0
|
|
/* 80352910 0034F850 90 6D 93 8C */ stw r3, lbl_8045190C-_SDA_BASE_(r13)
|
|
/* 80352914 0034F854 90 6D 93 90 */ stw r3, lbl_80451910-_SDA_BASE_(r13)
|
|
/* 80352918 0034F858 90 03 00 3C */ stw r0, 0x3c(r3)
|
|
/* 8035291C 0034F85C 90 03 00 38 */ stw r0, 0x38(r3)
|
|
/* 80352920 0034F860 4E 80 00 20 */ blr
|
|
lbl_80352924:
|
|
/* 80352924 0034F864 7C 05 03 78 */ mr r5, r0
|
|
/* 80352928 0034F868 48 00 00 44 */ b lbl_8035296C
|
|
lbl_8035292C:
|
|
/* 8035292C 0034F86C 80 83 00 04 */ lwz r4, 4(r3)
|
|
/* 80352930 0034F870 80 05 00 04 */ lwz r0, 4(r5)
|
|
/* 80352934 0034F874 7C 04 00 40 */ cmplw r4, r0
|
|
/* 80352938 0034F878 40 80 00 30 */ bge lbl_80352968
|
|
/* 8035293C 0034F87C 80 05 00 3C */ lwz r0, 0x3c(r5)
|
|
/* 80352940 0034F880 90 03 00 3C */ stw r0, 0x3c(r3)
|
|
/* 80352944 0034F884 90 65 00 3C */ stw r3, 0x3c(r5)
|
|
/* 80352948 0034F888 90 A3 00 38 */ stw r5, 0x38(r3)
|
|
/* 8035294C 0034F88C 80 83 00 3C */ lwz r4, 0x3c(r3)
|
|
/* 80352950 0034F890 28 04 00 00 */ cmplwi r4, 0
|
|
/* 80352954 0034F894 40 82 00 0C */ bne lbl_80352960
|
|
/* 80352958 0034F898 90 6D 93 90 */ stw r3, lbl_80451910-_SDA_BASE_(r13)
|
|
/* 8035295C 0034F89C 48 00 00 18 */ b lbl_80352974
|
|
lbl_80352960:
|
|
/* 80352960 0034F8A0 90 64 00 38 */ stw r3, 0x38(r4)
|
|
/* 80352964 0034F8A4 48 00 00 10 */ b lbl_80352974
|
|
lbl_80352968:
|
|
/* 80352968 0034F8A8 80 A5 00 38 */ lwz r5, 0x38(r5)
|
|
lbl_8035296C:
|
|
/* 8035296C 0034F8AC 28 05 00 00 */ cmplwi r5, 0
|
|
/* 80352970 0034F8B0 40 82 FF BC */ bne lbl_8035292C
|
|
lbl_80352974:
|
|
/* 80352974 0034F8B4 28 05 00 00 */ cmplwi r5, 0
|
|
/* 80352978 0034F8B8 4C 82 00 20 */ bnelr
|
|
/* 8035297C 0034F8BC 80 8D 93 8C */ lwz r4, lbl_8045190C-_SDA_BASE_(r13)
|
|
/* 80352980 0034F8C0 38 00 00 00 */ li r0, 0
|
|
/* 80352984 0034F8C4 90 64 00 38 */ stw r3, 0x38(r4)
|
|
/* 80352988 0034F8C8 90 03 00 38 */ stw r0, 0x38(r3)
|
|
/* 8035298C 0034F8CC 80 0D 93 8C */ lwz r0, lbl_8045190C-_SDA_BASE_(r13)
|
|
/* 80352990 0034F8D0 90 03 00 3C */ stw r0, 0x3c(r3)
|
|
/* 80352994 0034F8D4 90 6D 93 8C */ stw r3, lbl_8045190C-_SDA_BASE_(r13)
|
|
/* 80352998 0034F8D8 4E 80 00 20 */ blr
|
|
|
|
.global __DSP_remove_task
|
|
__DSP_remove_task:
|
|
/* 8035299C 0034F8DC 38 80 00 00 */ li r4, 0
|
|
/* 803529A0 0034F8E0 90 83 00 08 */ stw r4, 8(r3)
|
|
/* 803529A4 0034F8E4 38 00 00 03 */ li r0, 3
|
|
/* 803529A8 0034F8E8 90 03 00 00 */ stw r0, 0(r3)
|
|
/* 803529AC 0034F8EC 80 0D 93 90 */ lwz r0, lbl_80451910-_SDA_BASE_(r13)
|
|
/* 803529B0 0034F8F0 7C 00 18 40 */ cmplw r0, r3
|
|
/* 803529B4 0034F8F4 40 82 00 30 */ bne lbl_803529E4
|
|
/* 803529B8 0034F8F8 80 03 00 38 */ lwz r0, 0x38(r3)
|
|
/* 803529BC 0034F8FC 28 00 00 00 */ cmplwi r0, 0
|
|
/* 803529C0 0034F900 41 82 00 14 */ beq lbl_803529D4
|
|
/* 803529C4 0034F904 90 0D 93 90 */ stw r0, lbl_80451910-_SDA_BASE_(r13)
|
|
/* 803529C8 0034F908 80 63 00 38 */ lwz r3, 0x38(r3)
|
|
/* 803529CC 0034F90C 90 83 00 3C */ stw r4, 0x3c(r3)
|
|
/* 803529D0 0034F910 4E 80 00 20 */ blr
|
|
lbl_803529D4:
|
|
/* 803529D4 0034F914 90 8D 93 94 */ stw r4, lbl_80451914-_SDA_BASE_(r13)
|
|
/* 803529D8 0034F918 90 8D 93 8C */ stw r4, lbl_8045190C-_SDA_BASE_(r13)
|
|
/* 803529DC 0034F91C 90 8D 93 90 */ stw r4, lbl_80451910-_SDA_BASE_(r13)
|
|
/* 803529E0 0034F920 4E 80 00 20 */ blr
|
|
lbl_803529E4:
|
|
/* 803529E4 0034F924 80 0D 93 8C */ lwz r0, lbl_8045190C-_SDA_BASE_(r13)
|
|
/* 803529E8 0034F928 7C 00 18 40 */ cmplw r0, r3
|
|
/* 803529EC 0034F92C 40 82 00 20 */ bne lbl_80352A0C
|
|
/* 803529F0 0034F930 80 03 00 3C */ lwz r0, 0x3c(r3)
|
|
/* 803529F4 0034F934 90 0D 93 8C */ stw r0, lbl_8045190C-_SDA_BASE_(r13)
|
|
/* 803529F8 0034F938 80 63 00 3C */ lwz r3, 0x3c(r3)
|
|
/* 803529FC 0034F93C 90 83 00 38 */ stw r4, 0x38(r3)
|
|
/* 80352A00 0034F940 80 0D 93 90 */ lwz r0, lbl_80451910-_SDA_BASE_(r13)
|
|
/* 80352A04 0034F944 90 0D 93 94 */ stw r0, lbl_80451914-_SDA_BASE_(r13)
|
|
/* 80352A08 0034F948 4E 80 00 20 */ blr
|
|
lbl_80352A0C:
|
|
/* 80352A0C 0034F94C 80 03 00 38 */ lwz r0, 0x38(r3)
|
|
/* 80352A10 0034F950 90 0D 93 94 */ stw r0, lbl_80451914-_SDA_BASE_(r13)
|
|
/* 80352A14 0034F954 80 03 00 38 */ lwz r0, 0x38(r3)
|
|
/* 80352A18 0034F958 80 83 00 3C */ lwz r4, 0x3c(r3)
|
|
/* 80352A1C 0034F95C 90 04 00 38 */ stw r0, 0x38(r4)
|
|
/* 80352A20 0034F960 80 03 00 3C */ lwz r0, 0x3c(r3)
|
|
/* 80352A24 0034F964 80 63 00 38 */ lwz r3, 0x38(r3)
|
|
/* 80352A28 0034F968 90 03 00 3C */ stw r0, 0x3c(r3)
|
|
/* 80352A2C 0034F96C 4E 80 00 20 */ blr
|