mirror of https://github.com/zeldaret/tp.git
47 lines
1.9 KiB
ArmAsm
47 lines
1.9 KiB
ArmAsm
lbl_80316290:
|
|
/* 80316290 94 21 FF E0 */ stwu r1, -0x20(r1)
|
|
/* 80316294 7C 08 02 A6 */ mflr r0
|
|
/* 80316298 90 01 00 24 */ stw r0, 0x24(r1)
|
|
/* 8031629C 39 61 00 20 */ addi r11, r1, 0x20
|
|
/* 803162A0 48 04 BF 3D */ bl _savegpr_29
|
|
/* 803162A4 7C 7D 1B 78 */ mr r29, r3
|
|
/* 803162A8 80 63 00 28 */ lwz r3, 0x28(r3)
|
|
/* 803162AC 81 83 00 00 */ lwz r12, 0(r3)
|
|
/* 803162B0 81 8C 00 30 */ lwz r12, 0x30(r12)
|
|
/* 803162B4 7D 89 03 A6 */ mtctr r12
|
|
/* 803162B8 4E 80 04 21 */ bctrl
|
|
/* 803162BC 7C 7F 1B 78 */ mr r31, r3
|
|
/* 803162C0 80 7D 00 24 */ lwz r3, 0x24(r29)
|
|
/* 803162C4 81 83 00 00 */ lwz r12, 0(r3)
|
|
/* 803162C8 81 8C 00 30 */ lwz r12, 0x30(r12)
|
|
/* 803162CC 7D 89 03 A6 */ mtctr r12
|
|
/* 803162D0 4E 80 04 21 */ bctrl
|
|
/* 803162D4 7C 7E 1B 78 */ mr r30, r3
|
|
/* 803162D8 80 7D 00 2C */ lwz r3, 0x2c(r29)
|
|
/* 803162DC 81 83 00 00 */ lwz r12, 0(r3)
|
|
/* 803162E0 81 8C 00 44 */ lwz r12, 0x44(r12)
|
|
/* 803162E4 7D 89 03 A6 */ mtctr r12
|
|
/* 803162E8 4E 80 04 21 */ bctrl
|
|
/* 803162EC 7F FF 1A 14 */ add r31, r31, r3
|
|
/* 803162F0 80 7D 00 30 */ lwz r3, 0x30(r29)
|
|
/* 803162F4 81 83 00 00 */ lwz r12, 0(r3)
|
|
/* 803162F8 81 8C 00 14 */ lwz r12, 0x14(r12)
|
|
/* 803162FC 7D 89 03 A6 */ mtctr r12
|
|
/* 80316300 4E 80 04 21 */ bctrl
|
|
/* 80316304 7F FF 1A 14 */ add r31, r31, r3
|
|
/* 80316308 80 7D 00 34 */ lwz r3, 0x34(r29)
|
|
/* 8031630C 81 83 00 00 */ lwz r12, 0(r3)
|
|
/* 80316310 81 8C 00 20 */ lwz r12, 0x20(r12)
|
|
/* 80316314 7D 89 03 A6 */ mtctr r12
|
|
/* 80316318 4E 80 04 21 */ bctrl
|
|
/* 8031631C 7C 7F 1A 14 */ add r3, r31, r3
|
|
/* 80316320 38 03 00 1F */ addi r0, r3, 0x1f
|
|
/* 80316324 7C 1E 02 14 */ add r0, r30, r0
|
|
/* 80316328 54 03 00 34 */ rlwinm r3, r0, 0, 0, 0x1a
|
|
/* 8031632C 39 61 00 20 */ addi r11, r1, 0x20
|
|
/* 80316330 48 04 BE F9 */ bl _restgpr_29
|
|
/* 80316334 80 01 00 24 */ lwz r0, 0x24(r1)
|
|
/* 80316338 7C 08 03 A6 */ mtlr r0
|
|
/* 8031633C 38 21 00 20 */ addi r1, r1, 0x20
|
|
/* 80316340 4E 80 00 20 */ blr
|