mirror of https://github.com/zeldaret/tp.git
47 lines
1.9 KiB
ArmAsm
47 lines
1.9 KiB
ArmAsm
lbl_8033240C:
|
|
/* 8033240C 94 21 FF C0 */ stwu r1, -0x40(r1)
|
|
/* 80332410 7C 08 02 A6 */ mflr r0
|
|
/* 80332414 90 01 00 44 */ stw r0, 0x44(r1)
|
|
/* 80332418 39 61 00 40 */ addi r11, r1, 0x40
|
|
/* 8033241C 48 02 FD BD */ bl _savegpr_28
|
|
/* 80332420 7C 7C 1B 78 */ mr r28, r3
|
|
/* 80332424 7C 9D 23 78 */ mr r29, r4
|
|
/* 80332428 7C BE 2B 78 */ mr r30, r5
|
|
/* 8033242C 7C DF 33 78 */ mr r31, r6
|
|
/* 80332430 38 61 00 08 */ addi r3, r1, 8
|
|
/* 80332434 3C 80 80 3A */ lis r4, j3dDefaultIndTexMtxInfo@ha /* 0x803A1F80@ha */
|
|
/* 80332438 38 84 1F 80 */ addi r4, r4, j3dDefaultIndTexMtxInfo@l /* 0x803A1F80@l */
|
|
/* 8033243C 4B FF 33 A1 */ bl __as__16J3DIndTexMtxInfoFRC16J3DIndTexMtxInfo
|
|
/* 80332440 80 7D 00 0C */ lwz r3, 0xc(r29)
|
|
/* 80332444 1C 1E 01 38 */ mulli r0, r30, 0x138
|
|
/* 80332448 7C A3 02 14 */ add r5, r3, r0
|
|
/* 8033244C 88 05 00 00 */ lbz r0, 0(r5)
|
|
/* 80332450 28 00 00 01 */ cmplwi r0, 1
|
|
/* 80332454 40 82 00 1C */ bne lbl_80332470
|
|
/* 80332458 7F 83 E3 78 */ mr r3, r28
|
|
/* 8033245C 1C 9F 00 1C */ mulli r4, r31, 0x1c
|
|
/* 80332460 38 84 00 14 */ addi r4, r4, 0x14
|
|
/* 80332464 7C 85 22 14 */ add r4, r5, r4
|
|
/* 80332468 4B FF 33 75 */ bl __as__16J3DIndTexMtxInfoFRC16J3DIndTexMtxInfo
|
|
/* 8033246C 48 00 00 30 */ b lbl_8033249C
|
|
lbl_80332470:
|
|
/* 80332470 38 BC FF FC */ addi r5, r28, -4
|
|
/* 80332474 38 81 00 04 */ addi r4, r1, 4
|
|
/* 80332478 38 00 00 03 */ li r0, 3
|
|
/* 8033247C 7C 09 03 A6 */ mtctr r0
|
|
lbl_80332480:
|
|
/* 80332480 80 64 00 04 */ lwz r3, 4(r4)
|
|
/* 80332484 84 04 00 08 */ lwzu r0, 8(r4)
|
|
/* 80332488 90 65 00 04 */ stw r3, 4(r5)
|
|
/* 8033248C 94 05 00 08 */ stwu r0, 8(r5)
|
|
/* 80332490 42 00 FF F0 */ bdnz lbl_80332480
|
|
/* 80332494 80 04 00 04 */ lwz r0, 4(r4)
|
|
/* 80332498 90 05 00 04 */ stw r0, 4(r5)
|
|
lbl_8033249C:
|
|
/* 8033249C 39 61 00 40 */ addi r11, r1, 0x40
|
|
/* 803324A0 48 02 FD 85 */ bl _restgpr_28
|
|
/* 803324A4 80 01 00 44 */ lwz r0, 0x44(r1)
|
|
/* 803324A8 7C 08 03 A6 */ mtlr r0
|
|
/* 803324AC 38 21 00 40 */ addi r1, r1, 0x40
|
|
/* 803324B0 4E 80 00 20 */ blr
|