mirror of https://github.com/zeldaret/tp.git
70 lines
2.8 KiB
ArmAsm
70 lines
2.8 KiB
ArmAsm
lbl_802A958C:
|
|
/* 802A958C 80 83 00 00 */ lwz r4, 0(r3)
|
|
/* 802A9590 88 A4 00 00 */ lbz r5, 0(r4)
|
|
/* 802A9594 7C A6 2B 78 */ mr r6, r5
|
|
/* 802A9598 38 04 00 01 */ addi r0, r4, 1
|
|
/* 802A959C 90 03 00 00 */ stw r0, 0(r3)
|
|
/* 802A95A0 54 A0 06 31 */ rlwinm. r0, r5, 0, 0x18, 0x18
|
|
/* 802A95A4 41 82 00 E0 */ beq lbl_802A9684
|
|
/* 802A95A8 54 A0 06 34 */ rlwinm r0, r5, 0, 0x18, 0x1a
|
|
/* 802A95AC 2C 00 00 C0 */ cmpwi r0, 0xc0
|
|
/* 802A95B0 40 82 00 24 */ bne lbl_802A95D4
|
|
/* 802A95B4 80 83 00 00 */ lwz r4, 0(r3)
|
|
/* 802A95B8 88 04 00 00 */ lbz r0, 0(r4)
|
|
/* 802A95BC 54 00 06 BE */ clrlwi r0, r0, 0x1a
|
|
/* 802A95C0 7C 06 03 78 */ mr r6, r0
|
|
/* 802A95C4 50 A6 35 72 */ rlwimi r6, r5, 6, 0x15, 0x19
|
|
/* 802A95C8 38 04 00 01 */ addi r0, r4, 1
|
|
/* 802A95CC 90 03 00 00 */ stw r0, 0(r3)
|
|
/* 802A95D0 48 00 00 B4 */ b lbl_802A9684
|
|
lbl_802A95D4:
|
|
/* 802A95D4 54 A0 06 36 */ rlwinm r0, r5, 0, 0x18, 0x1b
|
|
/* 802A95D8 2C 00 00 E0 */ cmpwi r0, 0xe0
|
|
/* 802A95DC 40 82 00 40 */ bne lbl_802A961C
|
|
/* 802A95E0 80 83 00 00 */ lwz r4, 0(r3)
|
|
/* 802A95E4 88 04 00 00 */ lbz r0, 0(r4)
|
|
/* 802A95E8 54 00 06 BE */ clrlwi r0, r0, 0x1a
|
|
/* 802A95EC 7C 06 03 78 */ mr r6, r0
|
|
/* 802A95F0 50 A6 35 B2 */ rlwimi r6, r5, 6, 0x16, 0x19
|
|
/* 802A95F4 38 04 00 01 */ addi r0, r4, 1
|
|
/* 802A95F8 90 03 00 00 */ stw r0, 0(r3)
|
|
/* 802A95FC 54 C6 30 32 */ slwi r6, r6, 6
|
|
/* 802A9600 80 83 00 00 */ lwz r4, 0(r3)
|
|
/* 802A9604 88 04 00 00 */ lbz r0, 0(r4)
|
|
/* 802A9608 54 00 06 BE */ clrlwi r0, r0, 0x1a
|
|
/* 802A960C 7C C6 03 78 */ or r6, r6, r0
|
|
/* 802A9610 38 04 00 01 */ addi r0, r4, 1
|
|
/* 802A9614 90 03 00 00 */ stw r0, 0(r3)
|
|
/* 802A9618 48 00 00 6C */ b lbl_802A9684
|
|
lbl_802A961C:
|
|
/* 802A961C 54 A0 06 38 */ rlwinm r0, r5, 0, 0x18, 0x1c
|
|
/* 802A9620 2C 00 00 F0 */ cmpwi r0, 0xf0
|
|
/* 802A9624 40 82 00 5C */ bne lbl_802A9680
|
|
/* 802A9628 80 83 00 00 */ lwz r4, 0(r3)
|
|
/* 802A962C 88 04 00 00 */ lbz r0, 0(r4)
|
|
/* 802A9630 54 00 06 BE */ clrlwi r0, r0, 0x1a
|
|
/* 802A9634 7C 06 03 78 */ mr r6, r0
|
|
/* 802A9638 50 A6 35 F2 */ rlwimi r6, r5, 6, 0x17, 0x19
|
|
/* 802A963C 38 04 00 01 */ addi r0, r4, 1
|
|
/* 802A9640 90 03 00 00 */ stw r0, 0(r3)
|
|
/* 802A9644 54 C6 30 32 */ slwi r6, r6, 6
|
|
/* 802A9648 80 83 00 00 */ lwz r4, 0(r3)
|
|
/* 802A964C 88 04 00 00 */ lbz r0, 0(r4)
|
|
/* 802A9650 54 00 06 BE */ clrlwi r0, r0, 0x1a
|
|
/* 802A9654 7C C6 03 78 */ or r6, r6, r0
|
|
/* 802A9658 38 04 00 01 */ addi r0, r4, 1
|
|
/* 802A965C 90 03 00 00 */ stw r0, 0(r3)
|
|
/* 802A9660 54 C6 30 32 */ slwi r6, r6, 6
|
|
/* 802A9664 80 83 00 00 */ lwz r4, 0(r3)
|
|
/* 802A9668 88 04 00 00 */ lbz r0, 0(r4)
|
|
/* 802A966C 54 00 06 BE */ clrlwi r0, r0, 0x1a
|
|
/* 802A9670 7C C6 03 78 */ or r6, r6, r0
|
|
/* 802A9674 38 04 00 01 */ addi r0, r4, 1
|
|
/* 802A9678 90 03 00 00 */ stw r0, 0(r3)
|
|
/* 802A967C 48 00 00 08 */ b lbl_802A9684
|
|
lbl_802A9680:
|
|
/* 802A9680 38 C0 FF FF */ li r6, -1
|
|
lbl_802A9684:
|
|
/* 802A9684 7C C3 33 78 */ mr r3, r6
|
|
/* 802A9688 4E 80 00 20 */ blr
|