mirror of https://github.com/zeldaret/tp.git
47 lines
1.9 KiB
ArmAsm
47 lines
1.9 KiB
ArmAsm
lbl_80340724:
|
|
/* 80340724 7C 08 02 A6 */ mflr r0
|
|
/* 80340728 3C 80 80 45 */ lis r4, Scb@ha /* 0x8044BB20@ha */
|
|
/* 8034072C 90 01 00 04 */ stw r0, 4(r1)
|
|
/* 80340730 94 21 FF E0 */ stwu r1, -0x20(r1)
|
|
/* 80340734 93 E1 00 1C */ stw r31, 0x1c(r1)
|
|
/* 80340738 3B E4 BB 20 */ addi r31, r4, Scb@l /* 0x8044BB20@l */
|
|
/* 8034073C 93 C1 00 18 */ stw r30, 0x18(r1)
|
|
/* 80340740 54 7E 3E 30 */ rlwinm r30, r3, 7, 0x18, 0x18
|
|
/* 80340744 4B FF CF B1 */ bl OSDisableInterrupts
|
|
/* 80340748 80 1F 00 48 */ lwz r0, 0x48(r31)
|
|
/* 8034074C 38 9F 00 48 */ addi r4, r31, 0x48
|
|
/* 80340750 2C 00 00 00 */ cmpwi r0, 0
|
|
/* 80340754 41 82 00 10 */ beq lbl_80340764
|
|
/* 80340758 4B FF CF C5 */ bl OSRestoreInterrupts
|
|
/* 8034075C 3B E0 00 00 */ li r31, 0
|
|
/* 80340760 48 00 00 10 */ b lbl_80340770
|
|
lbl_80340764:
|
|
/* 80340764 90 7F 00 44 */ stw r3, 0x44(r31)
|
|
/* 80340768 38 00 00 01 */ li r0, 1
|
|
/* 8034076C 90 04 00 00 */ stw r0, 0(r4)
|
|
lbl_80340770:
|
|
/* 80340770 88 7F 00 13 */ lbz r3, 0x13(r31)
|
|
/* 80340774 54 60 06 30 */ rlwinm r0, r3, 0, 0x18, 0x18
|
|
/* 80340778 7C 1E 00 40 */ cmplw r30, r0
|
|
/* 8034077C 40 82 00 14 */ bne lbl_80340790
|
|
/* 80340780 38 60 00 00 */ li r3, 0
|
|
/* 80340784 38 80 00 00 */ li r4, 0
|
|
/* 80340788 4B FF FA 75 */ bl UnlockSram
|
|
/* 8034078C 48 00 00 24 */ b lbl_803407B0
|
|
lbl_80340790:
|
|
/* 80340790 54 60 06 6E */ rlwinm r0, r3, 0, 0x19, 0x17
|
|
/* 80340794 98 1F 00 13 */ stb r0, 0x13(r31)
|
|
/* 80340798 38 60 00 01 */ li r3, 1
|
|
/* 8034079C 38 80 00 00 */ li r4, 0
|
|
/* 803407A0 88 1F 00 13 */ lbz r0, 0x13(r31)
|
|
/* 803407A4 7C 00 F3 78 */ or r0, r0, r30
|
|
/* 803407A8 98 1F 00 13 */ stb r0, 0x13(r31)
|
|
/* 803407AC 4B FF FA 51 */ bl UnlockSram
|
|
lbl_803407B0:
|
|
/* 803407B0 80 01 00 24 */ lwz r0, 0x24(r1)
|
|
/* 803407B4 83 E1 00 1C */ lwz r31, 0x1c(r1)
|
|
/* 803407B8 83 C1 00 18 */ lwz r30, 0x18(r1)
|
|
/* 803407BC 38 21 00 20 */ addi r1, r1, 0x20
|
|
/* 803407C0 7C 08 03 A6 */ mtlr r0
|
|
/* 803407C4 4E 80 00 20 */ blr
|