mirror of https://github.com/zeldaret/tp.git
59 lines
2.4 KiB
ArmAsm
59 lines
2.4 KiB
ArmAsm
lbl_80317810:
|
|
/* 80317810 94 21 FF F0 */ stwu r1, -0x10(r1)
|
|
/* 80317814 3C 80 00 01 */ lis r4, 0x0001 /* 0x0000FFFF@ha */
|
|
/* 80317818 38 04 FF FF */ addi r0, r4, 0xFFFF /* 0x0000FFFF@l */
|
|
/* 8031781C B0 03 00 08 */ sth r0, 8(r3)
|
|
/* 80317820 B0 03 00 0A */ sth r0, 0xa(r3)
|
|
/* 80317824 38 00 00 01 */ li r0, 1
|
|
/* 80317828 98 03 00 34 */ stb r0, 0x34(r3)
|
|
/* 8031782C 38 00 00 C0 */ li r0, 0xc0
|
|
/* 80317830 98 03 00 35 */ stb r0, 0x35(r3)
|
|
/* 80317834 38 00 00 C1 */ li r0, 0xc1
|
|
/* 80317838 98 03 00 39 */ stb r0, 0x39(r3)
|
|
/* 8031783C 38 00 00 C2 */ li r0, 0xc2
|
|
/* 80317840 98 03 00 3D */ stb r0, 0x3d(r3)
|
|
/* 80317844 38 00 00 C3 */ li r0, 0xc3
|
|
/* 80317848 98 03 00 41 */ stb r0, 0x41(r3)
|
|
/* 8031784C 38 00 00 0C */ li r0, 0xc
|
|
/* 80317850 98 03 00 55 */ stb r0, 0x55(r3)
|
|
/* 80317854 98 03 00 56 */ stb r0, 0x56(r3)
|
|
/* 80317858 38 00 00 1C */ li r0, 0x1c
|
|
/* 8031785C 98 03 00 57 */ stb r0, 0x57(r3)
|
|
/* 80317860 98 03 00 58 */ stb r0, 0x58(r3)
|
|
/* 80317864 38 80 00 00 */ li r4, 0
|
|
/* 80317868 38 A2 C9 D4 */ la r5, j3dDefaultTevColor(r2) /* 804563D4-_SDA2_BASE_ */
|
|
/* 8031786C 80 C2 C9 D4 */ lwz r6, j3dDefaultTevColor(r2)
|
|
/* 80317870 80 A5 00 04 */ lwz r5, 4(r5)
|
|
/* 80317874 38 00 00 03 */ li r0, 3
|
|
/* 80317878 7C 09 03 A6 */ mtctr r0
|
|
lbl_8031787C:
|
|
/* 8031787C 38 E4 00 14 */ addi r7, r4, 0x14
|
|
/* 80317880 7C E3 3A 14 */ add r7, r3, r7
|
|
/* 80317884 90 C7 00 00 */ stw r6, 0(r7)
|
|
/* 80317888 90 A7 00 04 */ stw r5, 4(r7)
|
|
/* 8031788C 38 84 00 08 */ addi r4, r4, 8
|
|
/* 80317890 42 00 FF EC */ bdnz lbl_8031787C
|
|
/* 80317894 38 80 00 00 */ li r4, 0
|
|
/* 80317898 80 A2 C9 E0 */ lwz r5, j3dDefaultTevKColor(r2)
|
|
/* 8031789C 38 00 00 04 */ li r0, 4
|
|
/* 803178A0 7C 09 03 A6 */ mtctr r0
|
|
lbl_803178A4:
|
|
/* 803178A4 90 A1 00 08 */ stw r5, 8(r1)
|
|
/* 803178A8 88 01 00 08 */ lbz r0, 8(r1)
|
|
/* 803178AC 38 C4 00 45 */ addi r6, r4, 0x45
|
|
/* 803178B0 7C C3 32 14 */ add r6, r3, r6
|
|
/* 803178B4 98 06 00 00 */ stb r0, 0(r6)
|
|
/* 803178B8 88 01 00 09 */ lbz r0, 9(r1)
|
|
/* 803178BC 98 06 00 01 */ stb r0, 1(r6)
|
|
/* 803178C0 88 01 00 0A */ lbz r0, 0xa(r1)
|
|
/* 803178C4 98 06 00 02 */ stb r0, 2(r6)
|
|
/* 803178C8 88 01 00 0B */ lbz r0, 0xb(r1)
|
|
/* 803178CC 98 06 00 03 */ stb r0, 3(r6)
|
|
/* 803178D0 38 84 00 04 */ addi r4, r4, 4
|
|
/* 803178D4 42 00 FF D0 */ bdnz lbl_803178A4
|
|
/* 803178D8 38 00 00 00 */ li r0, 0
|
|
/* 803178DC 90 03 00 04 */ stw r0, 4(r3)
|
|
/* 803178E0 90 03 00 68 */ stw r0, 0x68(r3)
|
|
/* 803178E4 38 21 00 10 */ addi r1, r1, 0x10
|
|
/* 803178E8 4E 80 00 20 */ blr
|