falso
/
zxuno-git
mirror of https://github.com/zxdos/zxuno.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Agrego función recovery

This commit is contained in:
antoniovillena 2016-05-27 04:29:54 +02:00
parent ab6ad02455
commit ecb03bd533
3 changed files with 78 additions and 69 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

137
cores/Spectrum/bootloader_hex.txt
View File

@ -1,28 +1,7 @@
F3 F3
EF
06
10
EF
0B
C0
EF
03
01
31 31
EC BB
BF BF
AF
EF
01
08
EF
03
00
EF
02
03
ED
79
11 11
61 61
C7 C7
@ -30,14 +9,35 @@ D5
11 11
80 80
ED ED
D5 EF
39 06
ED 10
59
ED
79
18 18
13 04
DF
20
05
C9
DB
1F
18
1B
3E
16
3D
20
FD
04
C8
DB
FE
A9
E6
40
28
F7
18
43
01 01
3B 3B
FD FD
@ -49,71 +49,76 @@ FE
ED ED
A3 A3
E9 E9
05 EF
ED 0B
61 C0
04 18
C9 03
C3 C3
43 43
C0 C0
D5
EF
03
01
EF
01
08
EF
03
00
EF
02
03
A1
ED
61
ED
59
ED
61
39
ED ED
A2 A2
04 04
BC BC
38 38
FA FA
EF
0B
00
05 05
ED ED
61 61
DB 04
1F
A1
FE FE
18 18
11 11
E9 B8
BF BF
D5
C0
18 18
1D 0C
DF
C8
3E
16
3D
20
FD
04
C8
DB
FE
1F
A9
E6
20
28
F6
79
EE
27
4F
D3
FE
C9
C3 C3
40 40
C0 C0
ED ED
45 45
D5 79
C0 EE
47
4F
D3
FE
C9
11 11
53 53
00 00
DD DD
63 63
CD CD
7C 81
00 00
DD DD
21 21

4
cores/Spectrum/pines_zxuno_v4.ucf
View File

@ -67,8 +67,8 @@ NET "flash_cs_n" LOC="P38" | IOSTANDARD = LVCMOS33;
NET "flash_clk" LOC="P70" | IOSTANDARD = LVCMOS33; NET "flash_clk" LOC="P70" | IOSTANDARD = LVCMOS33;
NET "flash_mosi" LOC="P64" | IOSTANDARD = LVCMOS33; NET "flash_mosi" LOC="P64" | IOSTANDARD = LVCMOS33;
NET "flash_miso" LOC="P65" | IOSTANDARD = LVCMOS33; NET "flash_miso" LOC="P65" | IOSTANDARD = LVCMOS33;
#NET "flash_ext1" LOC="P62" | IOSTANDARD = LVCMOS33; NET "flash_ext1" LOC="P62" | IOSTANDARD = LVCMOS33;
#NET "flash_ext2" LOC="P61" | IOSTANDARD = LVCMOS33; NET "flash_ext2" LOC="P61" | IOSTANDARD = LVCMOS33;
# SD/MMC # SD/MMC
NET "sd_cs_n" LOC="P59" | IOSTANDARD = LVCMOS33; NET "sd_cs_n" LOC="P59" | IOSTANDARD = LVCMOS33;

6
cores/Spectrum/tld_zxuno.v
View File

@ -38,6 +38,8 @@ module tld_zxuno (
output wire audio_out_right, output wire audio_out_right,
output wire stdn, output wire stdn,
output wire stdnb, output wire stdnb,
output wire flash_ext1,
output wire flash_ext2,
output wire [20:0] sram_addr, output wire [20:0] sram_addr,
inout wire [7:0] sram_data, inout wire [7:0] sram_data,
@ -68,7 +70,9 @@ module tld_zxuno (
assign stdn = 1'b0; // fijar norma PAL assign stdn = 1'b0; // fijar norma PAL
assign stdnb = 1'b1; // y conectamos reloj PAL assign stdnb = 1'b1; // y conectamos reloj PAL
assign flash_ext1 = 1'b1;
assign flash_ext2 = 1'b1;
assign sram_addr[19] = 1'b0; assign sram_addr[19] = 1'b0;
assign sram_addr[20] = 1'b0; assign sram_addr[20] = 1'b0;