3ddf0b5cde 
								
							 
						 
						
							
							
								
								Disable 64-bit instructions on 32-bit CPU, by Aurelien Jarno.  
							
							... 
							
							
							
							git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@3146 c046a42c-6fe2-441c-8c8c-71466251a162 
							
						 
						
							2007-08-26 17:37:23 +00:00  
				
					
						
							
							
								 
						
							
								ae5d8053a1 
								
							 
						 
						
							
							
								
								Fix MIPS cache configuration, by Aurelien Jarno.  
							
							... 
							
							
							
							git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@3092 c046a42c-6fe2-441c-8c8c-71466251a162 
							
						 
						
							2007-07-29 22:11:46 +00:00  
				
					
						
							
							
								 
						
							
								e034e2c39a 
								
							 
						 
						
							
							
								
								Handle MIPS64 SEGBITS value correctly.  
							
							... 
							
							
							
							git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@3011 c046a42c-6fe2-441c-8c8c-71466251a162 
							
						 
						
							2007-06-23 18:04:12 +00:00  
				
					
						
							
							
								 
						
							
								17044c06b8 
								
							 
						 
						
							
							
								
								Allow emulation of 32bit targets in the MIPS64 capable qemu version.  
							
							... 
							
							
							
							git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@3007 c046a42c-6fe2-441c-8c8c-71466251a162 
							
						 
						
							2007-06-22 23:50:19 +00:00  
				
					
						
							
							
								 
						
							
								bd04c6feb9 
								
							 
						 
						
							
							
								
								Change 20Kc PRID to a later version.  
							
							... 
							
							
							
							git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2980 c046a42c-6fe2-441c-8c8c-71466251a162 
							
						 
						
							2007-06-12 12:43:47 +00:00  
				
					
						
							
							
								 
						
							
								70cf0b63f1 
								
							 
						 
						
							
							
								
								R5k has PX implemented.  
							
							... 
							
							
							
							git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2963 c046a42c-6fe2-441c-8c8c-71466251a162 
							
						 
						
							2007-06-09 12:29:32 +00:00  
				
					
						
							
							
								 
						
							
								1e3d0552f5 
								
							 
						 
						
							
							
								
								Update some comments, 64bit FPU support is functional regardless of  
							
							... 
							
							
							
							funny non-standard fcr0 bits on earlier CPUs.
git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2919 c046a42c-6fe2-441c-8c8c-71466251a162 
							
						 
						
							2007-06-01 21:57:32 +00:00  
				
					
						
							
							
								 
						
							
								c9c1a06457 
								
							 
						 
						
							
							
								
								Add support for 5Kc/5Kf/20Kc, based on a patch by Aurelien Jarno.  
							
							... 
							
							
							
							Note that the F64 flag isn't usable on any of those (and the R4000),
so all our 64bit FPU goodness goes out of the window until a shadow
capability flag is implemented. :-(
git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2910 c046a42c-6fe2-441c-8c8c-71466251a162 
							
						 
						
							2007-06-01 14:58:56 +00:00  
				
					
						
							
							
								 
						
							
								a7037b2950 
								
							 
						 
						
							
							
								
								Allow again FPU for usermode emulation.  
							
							... 
							
							
							
							git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2905 c046a42c-6fe2-441c-8c8c-71466251a162 
							
						 
						
							2007-06-01 11:47:24 +00:00  
				
					
						
							
							
								 
						
							
								51b2772f28 
								
							 
						 
						
							
							
								
								Fix CPU (re-)selection on reset.  
							
							... 
							
							
							
							git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2900 c046a42c-6fe2-441c-8c8c-71466251a162 
							
						 
						
							2007-05-30 20:46:02 +00:00  
				
					
						
							
							
								 
						
							
								29929e3490 
								
							 
						 
						
							
							
								
								MIPS TLB style selection at runtime, by Herve Poussineau.  
							
							... 
							
							
							
							git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2809 c046a42c-6fe2-441c-8c8c-71466251a162 
							
						 
						
							2007-05-13 13:49:44 +00:00  
				
					
						
							
							
								 
						
							
								4759513bd9 
								
							 
						 
						
							
							
								
								Fix missing status ro mask initialization, thanks Stefan Weil.  
							
							... 
							
							
							
							git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2800 c046a42c-6fe2-441c-8c8c-71466251a162 
							
						 
						
							2007-05-11 00:02:14 +00:00  
				
					
						
							
							
								 
						
							
								5a5012ecbd 
								
							 
						 
						
							
							
								
								MIPS 64-bit FPU support, plus some collateral bugfixes in the  
							
							... 
							
							
							
							conditional branch handling.
git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2779 c046a42c-6fe2-441c-8c8c-71466251a162 
							
						 
						
							2007-05-07 13:55:33 +00:00  
				
					
						
							
							
								 
						
							
								fcb4a419f5 
								
							 
						 
						
							
							
								
								Choose number of TLBs at runtime, by Herve Poussineau.  
							
							... 
							
							
							
							git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2693 c046a42c-6fe2-441c-8c8c-71466251a162 
							
						 
						
							2007-04-17 15:26:47 +00:00  
				
					
						
							
							
								 
						
							
								2f6445458e 
								
							 
						 
						
							
							
								
								Make SYNCI_Step and CCRes CPU-specific.  
							
							... 
							
							
							
							git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2651 c046a42c-6fe2-441c-8c8c-71466251a162 
							
						 
						
							2007-04-11 20:34:23 +00:00  
				
					
						
							
							
								 
						
							
								60aa19abef 
								
							 
						 
						
							
							
								
								Actually enable 64bit configuration.  
							
							... 
							
							
							
							git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2565 c046a42c-6fe2-441c-8c8c-71466251a162 
							
						 
						
							2007-04-01 12:36:18 +00:00  
				
					
						
							
							
								 
						
							
								34ee2edebb 
								
							 
						 
						
							
							
								
								One more bit of mips CPU configuration, and support for early 4KEc  
							
							... 
							
							
							
							which implemented only MIPS32R1. Thanks to Stefan Weil to insist he's
right on that. :-)
git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2533 c046a42c-6fe2-441c-8c8c-71466251a162 
							
						 
						
							2007-03-24 23:36:18 +00:00  
				
					
						
							
							
								 
						
							
								3953d78687 
								
							 
						 
						
							
							
								
								Move mips CPU specific initialization to translate_init.c.  
							
							... 
							
							
							
							git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2522 c046a42c-6fe2-441c-8c8c-71466251a162 
							
						 
						
							2007-03-21 11:04:42 +00:00  
				
					
						
							
							
								 
						
							
								33d68b5f00 
								
							 
						 
						
							
							
								
								MIPS -cpu selection support, by Herve Poussineau.  
							
							... 
							
							
							
							git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2491 c046a42c-6fe2-441c-8c8c-71466251a162 
							
						 
						
							2007-03-18 00:30:29 +00:00